

Lecture 39 - Bipolar Junction Transistor

(*cont.*)

May 11, 2007

Contents:

1. Evolution of BJT design
2. Bipolar issues in CMOS

Announcement:


Final Exam: Wednesday, May 23, 1:30-4:30 PM

Covers entire subject, but will emphasize lectures #24-39 (MOSFET and BJT). *Calculator required.* Open book.


Key questions

- How has BJT design evolved since its first integration? How is it likely to evolve in the future?
- Bipolar issues in CMOS???

- Poly-Si emitter BJT




Problem of metal-contacted emitter: emitter thickness scales badly.



$$W_E \downarrow \Rightarrow I_B \uparrow \Rightarrow \beta_F \downarrow$$

Poly-Si extension effectively increases emitter thickness: β_F preserved when W_E scales down.


- *Single-poly self-aligned BJT*



Unique feature:

-extrinsic base self-aligned to intrinsic device $\Rightarrow \frac{A_C}{A_E} \downarrow, R_{Bext} \downarrow$

- *Double-poly self-aligned BJT*



Bipolar transistor structure using
Super Self-aligned Process Technology (SST).
Adapted from T. Nakamura,
IEEE Trans. Electron Dev. **42** (3), 390 (1995).

Figure 3 in: Nakamura, T., and H. Nishizawa. "Recent Progress in Bipolar Transistor Technology." *IEEE Transactions on Electron Devices* 42, no. 3 (1995): 390-398. © 1995 IEEE.

Unique feature:

-base contacts made on polySi over isolation $\Rightarrow \frac{A_C}{A_E} \downarrow$, smaller footprint

- *Selectively-implanted collector (SIC) BJT*


Figure removed due to copyright restrictions.

Unique feature:

-intrinsic collector doping level raised through self-aligned implant

$\Rightarrow J_{Cmax} \uparrow, f_T \uparrow$

- *Trench-isolated BJT*




Schematic cross section of a double-polysilicon self-aligned bipolar device.
Adapted from J. Warnock, *IEEE Trans. Electron Dev.* **42** (3), 377 (1995).

Figure 3 in Warnock, J. "Silicon Bipolar Device Structures for Digital Applications: Technology Trends and Future Directions." *IEEE Transactions on Electron Devices* 42, no. 3 (1995): 377-389. © 1995 IEEE.

Unique feature:

-deep-trench isolation $\Rightarrow A_S \downarrow$

- *SOI-BJT*




Adapted from T. Nakamura,
IEEE Trans. Electron Dev. **42** (3), 390 (1995).

Figure 15 (a) on p. 396 in: Nakamura, T., and H. Nishizawa. "Recent Progress in Bipolar Transistor Technology." *IEEE Transactions on Electron Devices* 42, no. 3 (1995): 390-398. © 1995 IEEE.

Unique feature:

-silicon-on-insulator substrate $\Rightarrow C_S \downarrow$, smaller footprint

- *Epitaxial SiGe HBT*



*Schematic cross section of the SiGe HBT used in this investigation.
Adapted from J. A. Babcock et al., IEDM, 1995, p. 357.*

Figure 1 on p. 357 in Babcock, J. A., J. D. Cressler, L. S. Vempati, A. J. Joseph, D. L. Harame. "Correlation of Low-frequency Noise and Emitter-base Reverse-bias Stress in Epitaxial Si- and SiGe-base Bipolar Transistors." International Electron Devices Meeting, Washington, DC, December 10-13, 1995. Technical Digest. Piscataway, NJ: Institute of Electrical and Electronics Engineers, 1995, p. 357-360. ISBN: 9780780327009. © 1995 IEEE.

Unique features:

-epitaxial base: enhanced thickness and doping control $\Rightarrow W_B \downarrow$
 $N_B \uparrow \rightarrow f_T \uparrow, R_B \downarrow$

-Ge in base: heterojunction effect, drift field in base (if gradient in Ge composition) $\Rightarrow I_S \uparrow, f_T \uparrow, R_B \downarrow, V_A \uparrow$

SiGe HBT Cross Section (0.25 μ m SiGe BiCMOS)





Image removed due to copyright restrictions.

Cite as: Jesús del Alamo, course materials for 6.720J Integrated Microelectronic Devices, Spring 2007.
MIT OpenCourseWare (<http://ocw.mit.edu/>), Massachusetts Institute of Technology. Downloaded on [DD Month YYYY].


2. Bipolar issues in CMOS

- *Latch up*: interaction of two hidden BJT's inside a CMOS pair.




In principle, no problem because in both BJTs, $V_{BE} = 0$.

But there are also two parasitic resistors:



More complete equivalent circuit model:



Suppose for some reason, current flows through $R_X \Rightarrow$ pnp goes into FAR $\Rightarrow I_C(pnp) \uparrow \Rightarrow$ ohmic drop in $R_W \Rightarrow$ npn goes into FAR $\Rightarrow I_C(npn) \uparrow \Rightarrow$ more ohmic drop in R_X

POSITIVE FEEDBACK LOOP can cause device destruction.

Latch-up started by:


- minority carrier injection into substrate by transient forward bias on pn junctions (typically in input or output circuits)
- photogeneration by ionizing radiation
- impact ionization by hot carriers

Elimination of latch up:

- reduce R_X and R_W
- reduce β_{npn} and β_{pnp}

Then do:


- use heavily doped substrate (need lower doping epi layer on top for devices)
- sufficient transistor spacing
- guard rings at sensitive locations



An advanced twin-well process for VLSI CMOS applications. The high-conductivity substrate reduces susceptibility to latch-up; the separately doped well regions provide precise control of MOSFET characteristics.

Adapted from R. S. Muller and T. I. Kamins, *Device Electronics for Integrated Circuits*, 2nd ed., Wiley, 1986, p. 463.

Image by MIT OpenCourseWare.




An n -well CMOS (a) structure with butted contacts and (b) triggering current vs. n^+ -to- p^+ separation.

Adapted from E. S. Yang, *Microelectronic Devices*, McGraw Hill, 1988, p. 315.

Image by MIT OpenCourseWare.


- the higher the trigger current, the higher the immunity to latch-up
- thinner epi on top of n^+ -substrate \rightarrow better immunity
- larger n^+ - p^+ spacing \rightarrow better immunity

Guard ring: reverse-biased pn junction that collects injected holes.




□ *Floating-body effects in SOI MOSFETs*

Output characteristics of 0.18 μm MOSFET ($V_{SB} = 0$):




Body current ($V_{SB} = 0$):




Impact ionization visible in body current

Body current ($V_{DS} = 0 - 1.8 \text{ V}$, $\Delta V_{DS} = 0.3 \text{ V}$, $V_{SB} = 0$):




Impact ionization strongly depends on V_{DS}


Output characteristics of 0.18 μm MOSFET with floating body ($I_B = 0$):





Body voltage ($I_B = 0$):



Body voltage ($V_{DS} = 0 - 1.8\text{ V}$, $\Delta V_{DS} = 0.3\text{ V}$, $I_B = 0$):



In SOI MOSFET, there is no body contact \Rightarrow body floating \Rightarrow impact ionization at high V_{DS} forward biases body-source junction



Floating body is a problem in SOI:

- "kink" in the output characteristics
- threshold voltage shifts dynamically (results in overdrive during switching that speeds up logic circuits)
- complex timing and switching simulations
- potential from premature breakdown

Other bipolar effects in MOSFETs:

- Can't implement floating pn diodes in CMOS process
- Breakdown and snap-back (bipolar-induced breakdown)

Key conclusions

- *Megatrends* of BJT development:
footprint ↓, vertical dimensions ↓, J_C ↑, f ↑, τ ↓, BV ↓.
- Bipolar effects pervasive in any device with multiple n and p regions.
- CMOS latch-up interaction of parasitic npn and pnp BJTs; can lead to device destruction.
- Floating body in SOI-MOSFETs improves performance but makes modeling much harder