**R17** Code No: 5455AG JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD M.Tech I Semester Examinations, January - 2018 DIGITAL SYSTEM DESIGN (Embedded Systems) Max.Marks:75 **Time: 3hrs** Note: This question paper contains two parts A and B. Part A is compulsory which carries 25 marks. Answer all questions in Part A. Part B consists of 5 Units. Answer any one full question from each unit. Each question carries 10 marks and may have a, b, c as sub questions. PART - A  $5 \times 5$  Marks = 25 [5] What are the capabilities and limitations of a Finite state machine. +1.a) Explain the difference between PLA and PAL with advantages of both. [5] b) Consider a combinational circuit Z=A+BC, draw the equivalent SM charts for the given c) 5 combinational circuits. [5] Write a short note on multiple stuck at fault models. d) Draw the architecture of Built in self test and explain its operation. [5] e) PART - B  $5 \times 10$  Marks = 50 Explain the procedure of state minimization using merger graph and merger table. 2.a)[6+4] Explain about races and hazards. b) OR Discuss about completely and incompletely specified sequential machines. 3.a) What is a sequential network? With a neat sketch explain about Moore model and Mealy b) [5+5] model sequential networks. Explain the parallel binary divider and also the state diagram of a divider control circuit. [10] OR Design a data path and controller logic for an 8-bit serial Adder circuit. Synthesize the 5.a) controller using one-hot method. Design a 3-bit ripple-carry adder using an appropriate PLA with feedback. Specify the b) PLA size in terms of inputs, total outputs, outputs that feedback to the AND plane of the [5+5] PLA, and product lines needed for the design. Draw an ASM chart to design control logic of a binary multiplier. Realize the same using [10] MUX, decoder and D - flip flops. OR Draw the SM chat for Dice game and also implement using PLA and D flip flop. [10] 7.

## Explain the terms (a) Fault diagnosis (b) Fault detection (c) Test generation. 8. [10] OR 9.a) Explain the fault equivalence and fault location in combinational circuits. Explain the path sensitization method with an example. b) [5+5] Classify the fault detection experiments for the sequential circuits with examples. [10] 10. OR What is a synchronizing uncertainty vector? And what are the termination rules to obtain 11.a) synchronizing tree. What is the need for fault diagnosis? [5+5] b) ---00000----