


Architecture of 8051



Accumulator (Acc): The Acc (or) it acts as an operand register. This is either be implicit or specified in the instruction. The Acc Register address is allotted in the on-chip Special function register bank.

B Register : It is Used to store one of the operands for multiply & divide ~~op~~ Instructions.

program status words: This set of flags contains the status information Σ is considered as one of the SFR.

Stacks pointer: This register contains 8 bit Stack top address.

The stack may be defined anywhere in the on-chip 128 bytes

RAM: After Reset, the SP register is initialized to 07.

DPORT: This 16-bit Register contains a higher byte (DPL) & the lower byte (DPL) of a 16-bit ~~any~~ external data RAM address. It is accessed as a 16-bit register or two 8-bit registers as specified above.

port 0 to 3 latches & Drivers: These four latches & driver pairs are ~~allocted~~ allotted to each of the four on-chip I/O ports. These latches have been allotted address in the SFR banks. Using allotted address user can communicate with these ports. These are P0, P1, P2, P3.

Timer Registers: ~~These~~ There are two timer registers T0, T1. These two are 16-bit registers. They can accessed as two 8 bit registers.

Control registers: The Special function registers IP, IE, TMOD, TCON, SCON, & PCON contain control & status information for the interrupts, timers / counters & serial port.

Timing & Control Unit: This unit derives all the necessary timing & control signals required for the internal operation of the circuit. It also derives control signals required for controlling the external system bus.

Oscillator : This circuit generates the basic timing & clock signal for the operation of the circuit using crystal oscillator.

Instruction register : This register decodes the op code of an instruction to be executed & gives the information to the timing & control unit to generate the necessary signals for the execution of the instruction.

ALU : The arithmetic and logic unit performs 8 bit arithmetic and logical operations over the operands held by the temporary registers TMP1 & TMP2. Users can not access these temporary registers.

Pin diagram of 8051

P1.0	1	40	VCC
P1.1	2	39	PO.0 (AD0)
P1.2	3	38	PO.1 (AD1)
P1.3	4	37	PO.2 (AD2)
P1.4	5	36	PO.3 (AD3)
P1.5	6	35	PO.4 (AD4)
P1.6	7	34	PO.5 (AD5)
P1.7	8	33	PO.6 (AD6)
Reset	9	32	PO.7 (AD7)
RxD	10	0	
TxD	11	5	31 \overline{EA} / VPP
INT0	12	1	30 ALE / Pm _{yg}
INT1	13	29	\overline{SEN}
RD	14	28	P2.7 (A15)
ST1	15	27	P2.6 (A14)
WR	16	26	P2.5 (A13)
RD	17	25	P2.4 (A12)
STAG1	18	24	P2.3 (A11)
STAG2	19	23	P2.2 (A10)
VSS	20	22	P2.1 (A9)
		21	P2.0 (A8)

Register set of 8051

Registers of 8051.

A, B, PSW, P0, P1, P2, P3, SP, IE, TCON, SCON,
SP, DPTR, DPL, TMOD, TH0, TL0, TH1, TL1, SBUF, PCON.

- And also ~~4 registers~~ 4 banks for general purpose registers

Bank 0 → R0 - R7


Bank 1 → R8 - R15

Bank 2 → R16 - R23

Bank 3 → R24 - R31

- General purpose reg. are stored in the on-chip RAM. Starting 32 bytes are reserved for this (0000 to 001FH).
- Addresses of the remaining registers are available in the Special Function Bank.

PSW : (program status word)



RS1	RS0	Reg. Bank	Address
0	0	Bank 0	00 - 0F
0	1	Bank 1	08 - 0F1
1	0	Bank 2	10H - 17H
1	1	Bank 3	18H - 1F0

OV - overflow flag

P - parity flag

TMOD Format


Gate	C/T	M ₁	M ₀	Gate	C/T	M ₁	M ₀
		Timer 1				Timer 0	

Gate 1 when TRX (in TCON) is set & Gate = 1, Timer/Counter will run only while INTX pin is high, when Gate=0, Timer/counter will run only while TRX = 1.

C/T → Timer/Counter selector.
It is ~~not~~ zero select the timer operation otherwise Counter.

M ₁ M ₀	operation
0 0	Mode 0, 13 bit Timer
0 1	Mode 1, 16 bit Timer/Counter
1 0	Mode 2 8 bit auto Reload timer
1 1	Mode 3 (Timer 0) TLO is an 8 bit Timer/Counter Controlled by the Timer 0 Control bits. THO is an 8 bit timer & controlled by Timer 1 Control bits. Mode 3 - (Timer 1) Timer/Counter is stopped.

TCON Format




TF1 → this is set by H/w when Timer/Counter 1 overflows & is cleared by H/w as processor vectors to the interrupt service routine.


TR1 → This is set/cleared by S/w to run Timer/Counter 1 ON/OFF.

IE1 → This is set by H/w when external interrupt edge is detected & is cleared by H/w when the interrupt is processed.


Memory organization



ROM



RAM (128 bytes)



Internal RAM

1. First 32 bytes from address 00H to 1FH are reserved for 4 banks of 32 general purpose registers.
2. Next 16 bytes that is from 20H to 2F ~~are~~ is bit addressable memory. An addressable bit may be specified by its bit address of 00H to FFH. For Ex., the bit address 4FH is also a bit of 7 of the byte address 29H. Addressable bits are useful when the program value remembers a binary event. (Switch on (or) light off, etc).

Interrupt 8051

8051 five sources of interrupt.

Interrupt source	Priority
IE0 - External (INT0)	Highest
TF0 (Timer 0)	
IE1 (External INT1)	
TF1 (Timer 1)	
RI = TI (Serial port)	lowest

Interrupt enable register

EA	-	ET2	ES	ET1	EX1	ET0	EX0
----	---	-----	----	-----	-----	-----	-----

- If EA=0, no interrupt will be acknowledged.
- EA=1, each interrupt source is enabled or disabled by setting (or) clearing its enable bit.
- ET2 - This enables (or) disables Timer 2 overflow [8052]
- ES - This enables (or) disables the serial port interrupt.
- ET1 - This enables (or) disables Timer 1 overflow interrupt.

Interrupt priority Register :

-	-	PT2	PS	PT1	PX1	PT0	PX0
---	---	-----	----	-----	-----	-----	-----

PT2 - This defines the Timer 2 interrupt priority level.

PS - This defines the serial port interrupt priority level.

PT1/PT0 - This defines the Timer 1/Timer 0 interrupt priority level

PX1/PX0 - This defines the INT1/INT0 priority level.

Addressing Modes:

- ① Direct addressing mode
- ② Indirect addressing mode
- ③ Register addressing mode
- ④ Register specific (Register implicit addressing mode)
- ⑤ Immediate addressing mode
- ⑥ Indexed addressing mode

① Direct addressing Mode:

In this addressing mode, the 8 bit address of an operand are specified ~~as~~ is specified directly in the instruction.

Ex: $\text{Mov R}_0, \text{B9 H}$.

② Indirect addressing mode:

In this mode, the 8 bit address of an operand is stored in register & the register, instead of 8 bit address, is specified in the instruction.

$\text{ADD A, } @R_0$.

③ Register Addressing mode: Specify the operand by means of any register.

Ex: Mov A, R_0 .

Mov A, R_1 .

④ Immediate Addressing mode:

Specify the data directly in the instruction.

Ex: Mov A, #50H .

(3) Instruction set

External data MOVE Instruction :

MovX A, @Rp ; copy of the contents of the external address in Rp to A.

MovX @DPTR, A ; Copy data A to the 16 bit external address in DPTR.

MovX @R0, A ; copy data from A to the 8 bit address in R0.

Code memory Read only data moves

MovCA, @A+DPTR ; copy the code byte from address found by adding of A & DPTR to A.

MovC A, @A+PC ; copy the code byte ^{from} address found by adding of A and the PC to A.

Push & Pop Instructions:-

push add ; increment SP ; copy the data in ^{address} add to the internal RAM address contained in SP.

pop add ; copy the data from the internal RAM address contained in SP to add ; decrement the SP.

Data exchanges:

XCH A, R₀₁ ; Exchange the data bytes b/w reg R₀₁ and A.

XCH A, add ; Exchange the data bytes b/w add and A.

XCHD A, @Rp ; Exchange the lower nibble in A & the add. in Rp.

Byte level Logical Operations:

ANL A, #n ; AND each bit of A with the same bit of immediate number n ; put the result in A.

ORL A, #n ; OR each bit of A with the same bit of immediate number n ; put the result in A.

XRL A, #n ; XOR each bit of A with the same bit of immediate number n ; put the result in A.

CLRA ; clear each bit of the A register.
CPL A ; complement each bit of A ; every 1 becomes a 0 ; & each 0 becomes a 1.

Bit level logical Operations.

ANL C,b ; AND C and the addressed bit ; put the result in C.

ANL C,1b ; AND C and the complement of the addressed bit. & put the result in C & the addressed bit is not altered.

ORC,b OR C and the addressed bit ; put the result in C.

CLR b Clear the addressed bit in 0.

Move C,b : ~~copy~~ copy the addressed bit to the C flag.

SETB C Set the C flag to 1.

SETB b Set the addressed bit to 1.

Rotate and Swap operation Instructions.

RL A ; Rotate A register one bit position to the left.

RLC A ; Rotate the A register & the carry flag as ninth bit, one bit position to the left.

RR A ; Rotate A register one bit position to the right.

RRC A ; Rotate A register & carry flag as ninth bit, one bit position to right ie bit A0 to C, C to A7, A7 to A6, A6 to A5 etc.

SWAP A ; Interchange the nibble of register A.

i.e. put the higher nibble in the low nibble position & the lower nibble in the high nibble position.

Arithmetic Instructions

ADD A, #n ; Add A & the immediate number n; put the sum in A.

SUBB A, #n ; Subtract immediate value from A and the result is stored into A.

MUL AB ; Multiply A by B - put the low-order byte of the result in A & put the high order byte in B.

DIV AB ; Divide by A by B ; put the integer part Quotient into A & integer part of remainder into B.

INC A ; Add 1 to the A reg.

DEC A ; Subtract '1' to the A reg.

DA A ; Adjust the sum of two packed BCD numbers found in A register, leave the adjusted number in A.

Jump Instructions

JC radd ; Jump to relative address if the carry is set to 1.

JB b,radd ; Jump to relative address if the addressable bit is set to 1.

JNB b,radd ; " " if the addressable bit is reset.

JBC b,radd ; " " if the addressable bit is set & clear the addressable bit to 0.

CJNE A, add, radd ; compare the contents of A reg with the contents of the direct address, if they are not equal, then jump to the relative address. Set the Carry flag ; if A is less than the contents of the direct address.

CJNE A, #n>, add.


DJNE R₉, add ; Decrement the reg. R₉ by 1 & Jump to the relative address if the result is not zero. No. flags are effected.

Differences between Microprocessors & Microcontrollers

Micro processors	Micro Controllers
① Micro processors does not have On chip memory, timers, I/O ports.	④ Micro controllers has on chip memory, Timers & I/O ports.
② It has one (or) two bit handling Instructions	② It has more number of bit handling Instructions.
③ Access time for memory & I/O is more.	③ Access time is less.
④ It requires more hardware	④ It requires less H/w.
⑤ More flexible	⑤ more Less flexible .
⑥ Less Number of but pins are multiplexed.	⑥ More No. of pins are multiplexed.

Key Board Interfacing With 8051

(1)



```

Mov P2, # FFH
G01: Mov P1, # 00H
      MOV A, P2
      ANL A, #0FH
      CJNE A, #0FH, G0
      ACALL Delay
G02: Mov P1, # 00H
      MOV A, P2
      ANL A, #0FH
      CJNE A, #0FH, G01
      SJMP G02
G01: ACALL Delay
      Mov P1, # 1111110B (FEH)
      MOV A, P2
      ANL A, #0FH
      CJNE A, #0FH, Row-0
      Mov P1, # 1111101B
      MOV A, P2
      ANL A, #0FH
      CJNE A, #0FH, Row-1
      Mov P1, # 1111 1011 B
      MOV A, P2
      ... n times
  
```

```

Mov P1, # 1111 0111 B
Mov A, P2
ANL A, #0FH
CJNE A, #0FH, Row-3
SJMP G02,
Row-0: Mov DPTR, #Kcode0
SJMP Find
Row-1: Mov DPTR, #Kcode1
SJMP Find
Row-2: Mov DPTR, #Kcode2
SJMP Find
Row-3: Mov DPTR, #Kcode3
SJMP Find.


Find: RRC A
JNC Bit
JNC DPTR
SJMP Find

Bit: CLR A
Movc A, @A+DPTR
Mov P0, A
SJMP G0

ORG: 0000H
Kcode0: DB '0','1','2','3'
Kcode1: DB '4','5','6','7'
Kcode2: DB '8','9','A','B'
Kcode3: DB 'C','D','E','F'
END.

Delay: Mov R1, #FFH
       ... n times
  
```

Memory Interfacing of 8051



Interfacing

If RS=0; Command ^{Code} register is selected, allowing the user to send a command such as clear display, cursor at home.

RS=1, data reg. is selected, allowing the user to send data to be displayed on the LCD.

R/W=0 → write the information to the LCD.

R/W=1 → Read the information from it.

E = Enable the LCD.

D₀-D₇ → Used to send the information to the LCD (or) read the contents of the LCD's internal reg.

LCD Command Codes

01 → clear display screen.

02 → Return home.

03 → Shift Cursor to Left

06 → Shift Cursor to Right.

05 → Shift display right

07 → Shift display left

08 → Display off, Cursor off

0A → Display off, Cursor on

0C → Display on, Cursor off

0B → Display on, Cursor blinking

0F → Display on, Cursor blinks

10 → Shift Cursor position to left

14 → Shift Cursor position to RT

18 → Shift entire display to left


1C → Shift entire display to RT

80 → move cursor to beginning of 1st line

C0 → move " " 2nd line

39 → 2 lines & 5x7 matrix.

Interfacing diagram



```

ORG 0000H
MOV A, #38H ; Initialize LCD & lines, 5x7 Matrix.
ACALL COMMANDB ; Call Command Subroutine.
ACALL Delay.
MOV A, #0EH ; Display on, cursor on.
ACALL Command
ACALL Delay.
MOV A, #01 ; Clear LCD
ACALL Command
ACALL Delay.
MOV A, #06H ; Shift Cursor right.
ACALL Command
ACALL Delay.
MOV A, #80H ; Cursor at line 1, pos 0
ACALL Command
ACALL Delay.
MOV A, #'H' ; Display letter H.
ACALL Display
ACALL Delay
MOV A, #'E' ;
ACALL Display
ACALL Delay.

```

again SJMP again.

Command:

```

MOV P1,A ; Copy Reg A to Port A
CLR P2.0 ; RS=0, for command.
CLR P2.1 ; R/W=0, for write
SETB P2.2 ; E=1 for high pulse
ACALL Delay
CLR P2.2 ; E=0, for H to L pulse.

```

RET.

Display:

```

MOV P1,A ; Copy Reg A to Port A
SETB P2.0 ; RS=1, for data
CLR P2.1 ; R/W=0, for write
STTB P2.2 ; E=1
ACALL Delay
CLR P2.2 ; E=0 for H to L pulse.

```

RET.

Delay: MOV R3, #50
line1: MOV R4, #200
line: DJNZ R4, line
DJNZ R3, line1

Serial Data Communication

SCON is used to control the data communication & SBUF is used to hold the data, PCON controls the data rates.

The serial data flags in SCON, TI & RI are set whenever a data byte is transmitted (TI) or received (RI).

Data transmission:

Transmission of serial data bits begins anytime data is written to SBUF. TI is set to 1 when the data is transmitted & signifies that SBUF is empty. & that another data byte can be sent.

Data Reception:

Reception of serial data will begin if the receive enable bit (REN) bit in SCON is set to 1 for all modes. In addition, for mode 0 only RI must be cleared to 0. Receiver interrupt flag (RI) is set after data has been received in all modes.

SCON Register format

SM0	SM1	SM2	REN	TB8	RB8	TI	RI
SM0	SM1	Mode		Description		Data Rate	
0	0	0		Shift register		f oscillator / 12	
0	1	1		8-bit UART		variable	
1	0	2		9-bit UART		f / 32 (or) f / 64	
1	1	3		9-bit UART		variable.	

SM2 → This enables the multiprocessor communication feature in mode 2 & 3.

In mode 2 (or) 3, if SM2 = 1 & then RI will not be activated - if the received 9th bit (RB8) is 0.

In mode 1, if SM2 = 1, then RI will not be activated - if a valid stop bit was not received.

In mode 0, CR0 is should be 0.

REN - 1: Receiving Enabled
= 0 ; Receiving disabled.

TBS → This selects 9th bit that will be transmitted in modes 2 & 3.

RBS - This is 9th data bit that was received in mode 2 & 3.

TI → Transmit interrupt flag - this is set by H/w at the end of the 8th bit time in mode 0 (or) at the begining of the stop bit in other modes. This is must be cleared by S/w.

RI - Receive interrupt flag - this is set by H/w at the end of the 8th bit time in modes (or) half way through the stop bit time in other modes excepteng the case where SM2 is set. This must be cleared by S/w.

PCON

<u>SMOD</u>	-	-	-	GFI	GFO	PD	IDL
-------------	---	---	---	-----	-----	----	-----

SMOD = 1 = Double baud rate is selected for timer 1 in mode 1, 2, 3

SMOD = 0 = same baud rate. of timer 1.

GFI & GFO → General purpose user defined flags.

PD = 1 → power down mode is selected


IDL = 1 → Idle mode is selected.

Serial Data transmission modes

Mode 0 : Shift Register mode :


Setting bits SM0, SM1 in SCON is 00 configures SBUF to receive or transmit 8 bits using Pin RXD for both functions. Pin TXD is connected to the internal shift frequency pulse source to supply the pulses to external circuits.

When transmitting, data is shifted out of RXD, the data changes on the falling edge (or) one clock pulse after the raising edge of the o/p TXD shift clock.



Mode 1 (Standard UART)

SBUF becomes 10 bit full duplex receiver / transmitter that may receive & transmit data at the same time.



Mode 1 Band rates :

Timer 1 is used in timer mode 2, then Band rate


$$f_{\text{band}} = \frac{2^{\text{SMOD}}}{32d} \times \frac{\text{oscillator frequency}}{12d [256d - (TH1)]}$$

If Timer 1 is not run in timer mode 2, then band rate is

$$f_{\text{band}} = \frac{2^{\text{SMOD}}}{32d} \times (\text{Timer 1 overflow frequency}).$$

Serial Data Mode 2 : Multiprocessor mode.

Similar to mode 1, except 11 bits are transmitted ; a start bit, 9 data bits, one stop bit. The 9th data bit is copied from bit TB8 in SCON during transmit & stored in bit RB8 of SCON when data is received.



$$f_{\text{band}} = \frac{2^{\text{SMOD}}}{32d} \times \text{oscillator frequency}.$$

Mode 3 :

Mode 3 is identical to mode 2, except that the band rate is determined exactly as in mode 1 using timer 1.

Timers & Counters :


Explain TCON &

Counter may be programmed to count the internal clock pulses as a timer (or) programmed to count external pulses as a counter.

When used as a timer, clock pulses are sourced from the oscillator through the divide by 12 circuit, when used as a counter Pin T₁ supplies pulses to counter 0 & pin T₁ supplies pulses to Counter 1.


Then explain TCON & TMOD registers. These are ~~not~~ explained in the previous topic.

Logic diagram of Timer/ Counter




Timer Modes


Mode 0 :




Mode 1



Mode 2



Mode 3



IO ports:

IO ports

Port 0.0 to Port 0.7 (P0.0 to P0.7)

Port 0 is an 8-bit bidirectional bit addressable IO port. This has been allotted an address in the SFR address range. Port 0 act as multiplexed address/data lines during external memory access.

Port 1 (P1.0 to P1.7) :

Port 1 act as a 8-bit bidirectional bit addressable ^{IO} port. This has been allotted an address in SFR address range.

Port 2 (P2.0 to P2.7) :

Port 2 acts a 8-bit bidirectional bit addressable IO port. During the external memory access, Port 2 emits higher eight bits of address lines which are valid at $ALE=1$, $\overline{EA}=0$.

Port 3 (P3.0 to P3.7) : Port 3 is an 8-bit bidirectional bit addressable IO port. The port 3 pins also serve the alternate functions.

P3.0 \rightarrow Acts as Serial i/p data pin (RXD)

P3.1 \rightarrow Acts as Serial O/p data pin (TXD)

P3.2 \rightarrow Acts as External interrupt Pin 0 ($\overline{INT_0}$)

P3.3 \rightarrow Acts as " " " " I ($\overline{INT_1}$)

P3.4 \rightarrow Acts as External i/p to timer0 (To)

..... .. , .. , .. , .. , ..

R3.6 - Acts as write control signal for external data memory (WE)

R3.7 → Acts as ~~read~~ control signal for external data ~~mem~~ memory (RD).

(1) Assigning interrupt priorities.

MOV IE, #8CH ; Enable EX1 & ET1
 SETB PT1 ; Timer1 interrupt has high priority.

(2) Initializing Timer1 in mode 1

MOV TMOD, #~~10~~¹⁰H ; Timer1 mode 1.
 SETB TR1 ; Start Timer1.
 CLR TR1 ; Stop timer1
 f: SJMP \$.

(3) Program to initialize timer1 in mode 1

~~MOV SP, #54H~~
~~MOV TMOD, #00001000B~~ ; Timer1 in mode 1
 SETB ET1 ; Enable the timer1 interrupt
 SETB TR1 ; Start timer1
 SETB EA ; Enable all interrupt Access.
 f: SJMP \$

Note: The above prog. will start Timer1 and when it overflows Timer1 interrupt is generated, which will cause the PC to jump to vector location 001BH.

(4) Initializing timer0 in mode 2.

MOV TMOD, #0000 0010B.
 MOV TH0, #331H
 MOV TL0, #33H.
 SETB TR0
 f: SJMP \$

(5) prog. to generate 21^{Hz} square waves on P1.0 & Port1 using Timer0 auto reload mode

MOV SP, #54H
 MOV TMOD, #0000 0010B ; Timer0 mode 2
 MOV TH0, #06H
 MOV TL0, #06H
 SETB TR0 ; Start Timer0
 Loop: JB TF0, Compli
 Compli: CPL P1.0 ; Toggle bit P1.0
 SJMP Loop

```

ORG 0000H
AJMP start
ORG 000BH
AJMP INT_TFO
start: MOV SP, #54H
SETB TFO
SETB EA
MOV TMOD, 00000010
MOV TH0, #06H
MOV TL0, #06H
SETB TR0
here: SJMP here
INT_TFO: CPL P1.0
RETI
END.

```

- ⑦ write 8051 program to receive a serial byte through Rx0

```

ORG 0000H
MOV SCON, #01010000
MOV TMOD, #0010 0000
MOV TH1, #2304 C1200 Bandrate
SETB TR1
CLR RI
here: JNB RI, here
MOV A, SBUF
END

```

Transmission

```

ORG 0000H
MOV SCON, #01000000 B
MOV TMOD, #00100000
MOV TH1, #2304
SETB TR1
MOV SBUF, #56H
here: JNB TI, here
CLR TI.

```

- ⑧ write 8051 program as example interrupt call to subroutine, timer 0 is used in mode 0 to overflow & set the timer 0 interrupt flag. when interrupt is generated, the program vectors to the interrupt routine, resets the timer 0 interrupt flag, stops the timer & returns.

```

MOV TMOD, #00H
CLR TFO
MOV R0, #82H
SETB TR0.

```

```

Wait: SJMP Wait
ORG 000BH
MOV EA, #00H
CLR TR0
RETI

```

- ⑨ what is the use of mode 0 of serial communication in 8051. write a program to transmit a data 45H in mode 0.

```

ORG 0000H
MOV SCON, #00H
MOV SBUF, #45H

```

```

Again: JNB TI, Again
CLR TI.

```