

UNIT-1 8086 Architecture

Introduction : microprocessor

Processor : Performs the operation on data is called process

Processor : It is a programmable integrated device that has computing and decision making capability similar to that of CPU.

machine language : Instructions are in the form of binary patterns called machine language.
memories : Binary instructions are given abbreviated names called as memories.

Assembly language : If the processor has working with memories that is called as assembly language.

Def. of microprocessor : A microprocessor is a multipurpose, programmable clock-driven, register based electronic device that reads binary instructions from a storage device called memory, accepts binary data as input & processes data according to those instructions & provides results as output.

Compiler : The compiler reads the entire program & translates it into object code that is executed by the microprocessor.

processor
memory
control
address

Interpreter: The interpreter reads one instruction at a time & produces its object code & executes the instruction before reading the next instruction.

difference b/w high level language & assembly language

* In high level language the instruction are in english so compilers & interpreters requires several machine codes to translate it into binary.

* On the other hand, there is one-to-one correspondence b/w assembly language mnemonics and machine code.

* Thus assembly language prog. are compact & require less memory space. They are more efficient than high level language programs.

* The primary advantages of high level language is troubleshooting the prog. applications of assembly language is.

Graphical control programs

application of high level language is

video games.

The details of the different micro processor.

micro processor	data bus size	address bus	memory add. capability	no. of pins
4004	4 bits	10 bits	640 bytes	16
8008	8 bits	14 bits	16 k bytes	18
8080	8 bits	16 bits	64 k bytes	40
8085	8 bits	16 bits	64 k bytes	40
8086	16 bits	20 bits	1 mb	40
8088	8/16 bit	20 bits	1 mb	40
80186	16 bits	20 bits	1 mb	68
80286	16 bits	24 bits	16 mb	68
80386	32 bit	32 bits	4 GB	132
80486	32 bits	32 bits	4 GB	168
80586	64 bits	32 bits	4 GB	273

8086 microprocessor

Features of 8086:


- * It is 16-bit microprocessor.
- * Implemented in N-channel depletion load.
- * Silicon gate technology. & It has no pins
- * It has 16 bit data bus. So it can read data from (or) write data to memory & ports either 16 bits (or) 8-bits at a time.
- * It does not have internal clock circuit. The 8086 requires an external asymmetric clock source with 33% duty cycle. The 8086 clock generator is used to generate the required clock for 8086.
- * It has 20 bit address bus. So it can access $2^{20} = 1\text{mb}$ memory locations.
- 1mb addressable memory of 8086 is organized as two memory banks of 512K each. The memory banks are called even bank and (lower bank), odd bank (upper bank). The address line A_{19} is used to select even bank and the control signal $\overline{BHE}$ is used to select odd bank.
- * For accessing I/O mapped device, 8086 uses a separate 16-bit address. So it can access bulk I/O ports.
- * The 8086 can operate in two modes, they are "minimum mode" and "maximum mode". The mode is decided by the signal at $\text{MN}/\overline{\text{MX}}$ pin.

When $\text{MN}/\overline{\text{MX}}$ is high, it works in minimum mode & the system is called "uniprocessor system". When $\text{MN}/\overline{\text{MX}}$ is low, it works in maximum mode & the system is called "multiprocessor system".

* It fetches upto six instruction bytes from memory & stores in a queue fashion, in order to speed up the instruction execution.

* It supports multiprogramming. In multiprogramming the code for two (or) more process is in memory at the same time it executes in time multiplexed fashion.

Pin diagram of 8086:



* 8086 signals can be categorized in three groups. The first are the signals having common functions in minimum as well as maximum mode. The second are the signals which have special functions for minimum modes. The third are the signals having special functions for maximum mode.

Following signals description are common for the both min. & max. mode:

AD15-AD0: These are the time multiplexed memory & address and data lines. address remains on the lines during $\overline{S_1}$ state, while the data is available on the data bus during $\overline{S_2}, \overline{S_3}, \overline{S_4}$ & $\overline{S_5}$. Here $\overline{S_1}, \overline{S_2}, \overline{S_3}, \overline{S_4}$ & $\overline{S_5}$ are the clock states of the machine cycle. $\overline{S_6}$ is a wait state. These lines are active high & float to a tristate during interrupt acknowledge & local bus hold acknowledge cycle.

A19/S6, A18/S5, A17/S4, A16/S3: These are time multiplexed address & status lines. During $\overline{S_1}$, these are the most significant address lines for memory operations. During $\overline{S_2}$ to operational these lines are low.

During memory (or) I/O operations status information is available on these lines for $\overline{S_2}, \overline{S_3}, \overline{S_4}, \overline{S_5}$.

* $\overline{S_5}$ is the interrupt enable flag.

* These bus 8/53 combinedly indicate which segment reg. is presently being used for memory access.

Bus 8/53	Indication
0	Extra Segment
1	Stack
2	Code (or) No. Segment
3	Data

* A low on the $\overline{S_6}$ indicates that 8086 is on the bus. During the hold ack. this pin is driven to high impedance state.

$\overline{BHE}/\overline{S_7}$ (Bus high enable / status 7):

The Bus high enable signal is used to indicate the transfer of data over the higher order data bus (D15-D8). $\overline{S_7}$ goes low for the data transfer over D15-D8. & $\overline{S_7}$ is used to select the odd address memory bank.

$\overline{BHE}$ is low during $\overline{S_1}$ for read, write. & interrupt acknowledge cycles when the data is to be transferred to the higher order data bus.

The status information is available during $\overline{S_2}, \overline{S_3}, \overline{S_4}, \overline{S_5}$.

$\overline{BHE}$	AO	Indication
0	0	Whole word
0	1	Upper byte from (or) to odd address
1	0	Lower byte from (or) to even address
1	1	None

Ground: To provide zero voltage.

Dec: to give the power supply. (5V)

INTR: INTR is used to interrupt to the process and it is level trigger.

Ready: Ready to process. It is a normal signal to given to lower device like peripheral memory. For the indication of data transfer.

Completion: that is if ready = 1 it indicates the processor is ready for the next data transfer.

Reset: If reset = 1 it terminates the current process and restart from FFF0H.

One reset is equal to one that must be active. at least a clock sides.

Test: This is a monitor for weight instruction of test is low the process continuously execution. otherwise the processor enter into the ON state. test is high the processor moderately execution.

clk: clk is used to basic time of the operation of the processor.

DMF: ^{memory} ^{5 bit} This is an edge triggered flip which

causes a type 2 interrupt. The DMF is not maskable internally by software. A transition

from low to high initiates the interrupt


response at the end of the current instructions. This flip is normally synchronized.

MD/MR: The logic level at this pin decides whether the processor is to operate in either minimum or maximum mode.

RD: ^{minimum} Read signal, when low, indicates the processor is performing.

Memory or I/O read operation. RD is active low and shows the state for RD, WR at any read cycle. The signal remains tristated during the held acknowledge ^{minimum mode pins} minimum mode pins.

HOLD: It is used to send the request from the other bus master (DMA) to get the bus access to the processor.




HOLDA: Hold acknowledge. In order to acceptance of the bus accessing this pin is used acknowledged to the other DMA acceptance in the controller.

WR: It is used to performing the write operation. It is low indicates the processor to writing operation. It is active.

(G₂, G₃, G₄, G₅)

M/I₀: I₀ know the operation is used to memory I₀ of it is equal to 1 it is involved in the memory and it is equal to 0 it involve I₀ the I₀ it is active from the I_u of the previous machine cycle. to fill I_u of the current machine cycle.

DSIR: data transmission or receive bar. it is indicate the type of operation. $DSIR = 1$ it is the data transmission and $DSIR = 0$ data receiver.



DEN: DEN it is used to enable the data transmitting and simply data buffer. It is used to separate the data lines from the multiplexed addressed data. It is active from the middle of I₂ to I_u.

ALE: address latch enable. ALE is used to enable the latches its separate the address lines from the multiplexed data lines. INTA: Interrupt acknowledgement it is used send to acknowledge signal to the other devices.

maximum mode: Res(4_u) (HOLD). RD(4_u) (HOLD): 4_u is zero in maximum to the pin is used to stay bus master to reduce the bus access RD(4_u) is highest priority than the RD(4_u).

lock: I₀ I₁ I₂ I₃ low then the other per bus master are prevented for getting the bus access. The three status pin gives the what type of operation is perform memory I₀.

<u>S₂</u>	<u>S₁</u>	<u>S₀</u>	Indication
0	0	0	Interrupt acknowledge
0	0	1	I ₀ read
0	1	0	I ₀ write
0	1	1	Halt
1	0	0	code access
1	0	1	memory read
1	1	0	memory write
1	1	1	passive

DS₀, DS₁, DS₂, DS₃ are the two status operation.

<u>DS₃</u>	<u>DS₂</u>	Indication
0	0	no operation
0	1	first byte of opcode from 0
1	0	0 is empty
1	1	Subsequent byte of opcode from 0

Register Organization of 8086:

- It has a powerful set of registers containing general purpose & special purpose registers.
- All the registers of 8086 are 16 bit registers.
- The registers set is divided into 4 groups.
 - General data reg.
 - Segment reg.
 - Flags / PSW
 - pointers & index reg.

General data registers: The reg. AX, BX, CX and DX are the general purpose registers. The general purpose registers can be used as either 8 bit reg. or 16-bit reg.

The general purpose reg. are used for holding data. Variables & intermediate result temporarily or for other purpose like a counter or for storing offset address for some particular addressing modes.

AX	AH	AL
BX	BH	BL
CX	CH	CL
DX	DH	DL

16-bit of AX, BX, CX, DX are used as 8-bit accumulator designated as AL & higher.

8-bit of AH, AL can be used as 8-bit accumulator. BX is used as offset storage for forming physical address in real mode addressing modes.

CX is used as a default counter in case of string & loop instruction.

DX is used as an implicit operand or destination in case of few instructions.

Segment registers: The physical address of 8086 is 20 bits wide to access 1MB memory locations. Therefore, its registers & memory locations which contain logical address are just 16 bits wide. Hence 8086 uses memory segmentation.

1MB of memory is divided into 16 logical segments. Each segment thus contains 64Kb of memory. Thus any location within the segment can be accessed using 16 bits. The 8086 allows only four active segments at a time for the selection of from four active segments.

The 16-bit segment registers are used. These are code segment reg. (CS), data segment reg. (DS), extra segment reg. (ES), & stack segment reg. (SS).

CS is code segment reg. is used for addressing memory location in the code segment of the memory where the executable program is stored. DS is used for addressing a memory location in the data segment of the memory where the data is stored.

ES is also refers a segment which essentially another data segment of the memory. Thus extra segment also contains data.

SS is used for addressing stack segment of memory. It contains stack data.

Physical address is calculated from two parts. First is segment address & second is offset address. The segment reg. contain 16-bit segment base addresses related to different segments. Any pointers and index reg. & BX may contain the offset address.

pointers & index reg: The pointers contain offset with in particular segments. The pointers SP, BP & IP usually contain offsets with in code data & stack & segment respectively.

The index reg. are used as general purpose reg. as well as for offset storage in case of indexed base indexed & relative based indexed addressing modes. The reg. SI is generally used to store the offset of source data in data segment. & DI is used to store the offset of destination in data seg. ex: string. The index reg. are particularly used for string manipulation.


Flag register: The 8086 flag reg. contains indicates the results of computations in ALU. It also contains some flag bits one to control the CPU operations.

* 16 bit flag reg. is divided in to two parts i.e. condition code (or) status flags

a) machine control flags is the lower byte of the 16-bit flag reg. along with the overflow flag. The condition code flag reg. is identical to 8085 flag reg. with an additional overflow flag. which is not present in 8085. This part of flag reg. of 8086 represents the results of the operation performed ALU.

The control flag reg. is the higher byte of the flag reg. of 8086. It contains three flags

- 1) Direction flag.
- 2) Interrupt flag
- 3) Trap flag.



Carry flag: This flag is set, when there is a carry out of MSB in case of addition or a borrow is needed in case of subtraction.

Parity flag: This flag is set to 1, if the lower byte of the result contain even no. of 1's.

Auxiliary carry flag: This is set, if there is a carry from the lowest nibble i.e. bit three during the addition or borrow for the lowest nibble i.e. bit three during the subtraction.

Zero flag: This flag is set if the result of the result operation in ALU is zero. This flag resets if the result is non zero.

Sign flag: This flag is set when the result of any computation is -ve. For signed computations the sign flag equals the MSB of the result.

Overflow flag: This is set to 1 if the result of signed operation is large enough to accommodate a destination register.

[illegible]

For the contents of the bag see the following Subsection

0101	0010	0101	0100	0110	0110
1010	0100	0101	0100	0111	0110
0101	0010	0101	0100	0111	0110

1111 1011 1000 1100


TRAP flag⁰ in the flag is set, the processor
rotates the single step execution mode.

Interrupt flag of CP410's flag is set the maskable interrupt are recognized by the CPU. other use they are ignored.

direction flag. This is used by string manipulation instructions. If this flag bit is 0, the string is processed beginning from the lowest address to the highest address in auto increment mode. Otherwise, string is processed from the highest address towards the lowest address in auto decrement mode.

~
A16153-A19156
⇕

memory address & decodes bus
information



It provides segmented memory.

Q11 has 16-bits reg. 547 r 5

It has predated infection disease.

The architecture of 8086 is divided into two parts: Bus Interface Unit (BIU) & Execution Unit (EU).

* The BIU contains the circuit for physical address calculations & fetched instruction byte queue (6 bytes long).

* BIU is responsible for establishing communication with external device and memory via bus.

* The complete physical address which is 20 bits long is generated using segment & offset registers each 16 bit long.

For generating the physical address from the content of these two registers, the content of the segment reg. also called segment address is shifted left bit-wise four times & to this result, content of an offset reg. also called as offset address is added to produce 20 bit physical address.

For example: segment add. 1005H
offset add. 5555H

Segment address 1005H = 0001 0000 0000 0101 shifted left by 4 bit position = 0001 0000 0000 0101 0000
offset add. 5555H = 0101 0101 0101 0101

The segment reg. indicates the base address of a particular segment while the offset indicates the distance of the required

memory location in the segment from the base add.

* BIU has a separate adder to perform this procedure for obtaining the physical address while addressing the memory. The segment address value is to be taken from an appropriate segment reg. depending upon whether code data or stack are to be accessed, while the offset may be the content of IP, BX, BP, DI, SP or an immediate 16 bit value depending upon the addressing mode.

In case of 8085, once the opcode is fetched & decoded, the external bus remains free for some time, while the processor internally executes the instruction. This time is utilized in 8086 to achieve the overlapped fetch & execution cycles.

* While the fetched instruction is executed internally, the external bus is used to fetch the machine code by the next instruction and arrange it in a queue is called predecoded inst. byte queue.

* It has 6 bytes long. First in first out structure.

* The inst. from the queue are taken for decoding sequentially. Once a byte is decoded the queue rearranged with next instruction.

* While the opcode is fetched by BIU, this executes the previously decoded instruction.

Concurrently BIU along with the execution unit forms a pipe line.

* The execution unit contain the register set of 8086 except the segment registers & IP. It has 16

bit ALU. able to perform arithmetic & logic operations. The 16-bit flag registers reflect the results of execution by the ALU.

* The decoding units decodes the opcode bytes issued from the instruction byte queue.

* The timing and cu. drives the necessary control signals to execute the instruction opcode received from the queue.

* The execution unit may pass the results to the bus interface unit for storing them in memory.

Memory segmentation :

The memory of 8086 is organized as segmented memory.

In this scheme, the physically available memory is divided into one of logical segments.

Each segment of size is 64 KB & it is addressed by using the segment reg.

The contents of the segment registers actually points to the starting address of a particular segment.

To add the specific memory location with in a segment, we need an offset address.

The offset add. is also 16 bit long.

So that it can be access 64 KB memory location.

Consider an example, a colony contains 100 houses

the simplest method of numbering the houses is assigning the no. 05 from 1 to 100 to each

house sequentially. Suppose one person wants to find the house no. 75 then he will start from house no. 1 & go on till he finds the house number 75.


Consider another case, where the 100 houses are arranged in the 10x10 pattern. In this case to find the house no. 75 one will directly go to the 7th row & then to the 5th column. In the second scheme the effort req. is too less to finding the required house. The second scheme is more analogous to segmented memory scheme where the segments add analogous to rows and offset add. analogous to column.

The 8086 processor is able to add 1MB of physical memory. The complete 1MB memory can be divided into 16 segments. Each of size is 64 KB. The add. of the segments may be assigned as 0000H to FFFFH. The offset add. values are from 0000H to FFFFH. So that the physical add. range from 0000H to FFFFH.

The segmentation is done in two ways one is non overlapping segment overlapping segmentation. In non overlapping segmentation, if the one segment is ended then the other segment is initialized. In overlapping segmentation, suppose segment starts at a particular add. and its max. size can be 64 KB. But if another segment starts before this 64 KB end of the first segment. It allows the memory capacity to be 1MB.

even though the actual add. to be handled of 16 bit size.

* It facilitates use of separate memory areas for program data & stacks. It is helpful to protect the data and code. * provision of location is done. It permits a program (or) data to slip into distinct areas of memory each time the prog. is executed.



Addressing modes

describes the types of operands & the way they are accessed for executing the instructions. According to the flow of instruction execution the inst. may be categorized as.

- 1) Sequential control flow instruction
 - 2) Control transfer instruction
- The sequential control flow instructions are the inst. which after execution transfer control to the next instruction appearing immediately after it in the program.

Ex: all arithmetic logic data transfer and processor control instructions are sequential control flow instructions.

* The control transfer instructions are the inst. which after the execution transfer control to some predefined address.

or the address some low specified in the instr. for ex, INT, CALL, RET, JUMP.

The addressing modes for sequential control transfer instructions:

Immediate: In this type of addressing immediate data is a part of instruction and appears in the form of successive byte or bytes.

```
MOV AX, 0005H
```

Direct: In this direct addressing mode, 16 bit memory address is directly specified in the inst. as a part of it.

```
MOV AX, [5000H]
```

Here data resides in a memory location in the data segment, whose effective address may be computed using 5000H as the offset address & content of DS as segment add. the effective add. here is $10H * DS + 5000H$.

Register addressing mode: In this register addressing mode, the data is stored in a register & it is retrieved using the particular register as the registers. Except IP may be used in this mode. Ex: `MOV BX, AX`.

Register indirect addressing mode: The address of the memory location which contains data (or) operand is determined in an indirect way using offset registers.

```
MOV AX, [BX]
```

Here data is present in a memory location is DS whose offset add. is in BX the effective address of the data is given as $10H * DS + (BX)$.

Indexed: In this addressing mode, offset of the operand is stored in one of the index registers. DS & ES are the default segments for index registers. SS & DI respectively. This mode is a special case of the above discussed registers indirect addressing mode.

Ex: `mov AX, [SI]`

Registers Relative addressing mode: In this addressing mode, the data is available at an effective address formed by adding an 8-bit (or) 16-bit displacement with the content of any one of the registers. BX, BP, SI & DI are the default segments.

Ex: `mov AX, 50H[BX]`

Based Indexed: The effective addressing of data is formed in this addressing mode by adding content of a base register to the content of an index reg. any one of SI or DI. The default segment reg. may be ES, DI or DS.

Ex: `mov AX, [BX][SI]`

Relative Based Indexed: The effective address is formed by adding an 8 or 16 bit displacement with the sum of the contents of any one of the base registers and any one of the index registers in default segment.


Ex: `mov AX, 50H [BX][SI]`

For control transfer inst. the addressing mode depends upon whether the destination

location is within the same segment or a different one. It also depends upon the method of passing the destination add. to the process. Basically there are two addressing modes for the control transfer instructions. These are.

1. Intra segment addressing mode.
2. Inter segment addressing modes

If the location to which the control is to be transferred. a different segment other than the current are the mode is called inter segment mode.



Intra segment direct: In the mode, the add. to which the control is to be transferred lies in the same segment. Here the add. is passed directly to the inst.

CALL 2000H

Intra segment indirect: In this mode, the add. to which the control is to be transferred lies in the same segment in which control instructions lies. Here the add. is passed to the inst. indirect

CALL [BX]

Inter segment direct: In this mode, the add. to which the control is to be transferred is in different segment. This addressing mode provides a means of branching from one code segment to another code segment. Here the destination add. are specified directly in the inst. CALL 2000H:0000H

Intersegment indirect^o: In this mode the add. to which the control^{is} is to be transferred^{is} in different segment & it^{is} passed to the instruction indirectly.

CALL [CS]: [BX]

Minimum mode 8086 :- The latches are generally offered 01p D-Pipeline, 101cc 74LS373. They are used for separating the valid address from multiplexed Address / data signals & are controlled by the $\overline{A\overline{L\overline{E}}}$ signal generated by 8086.


Transceivers are the bidirectional buffers and sometimes they are called as data amplifiers. They are used for separating the valid data from time multiplexed address / data signals. They are controlled by two signals $\overline{DEN}$ & $\overline{DIP}$. The $\overline{DEN}$ signal indicates that the valid data is available on the data bus. & $\overline{DIP}$ indicates the direction of data i.e. from (00) to the processor.

processor. Usually EPROMs are used for monitor storage and RAMs are used for program storage. A system may contain I/O devices for communication with the processor.

communication with the processor.

The clock generator generates the clock from the crystal oscillator. The clock generator also synchronized some internal signals with the system clock.

8086 has 20 address lines & 16 data lines. So 8086 CPU requires three octal address latches & two octal data buffers for the complete address & data separation.



maximum mode of 8086 is 99 we can connect $m/\overline{mx}$ pin to the ground. 8086 operates in maximum mode.


In this mode there may be more than one microprocessor in the system configuration. In this more the processor devices the status signals $\overline{S_2}, \overline{S_3}, \overline{S_0}$ another chip, called bus controller devices the control signal using this status information. The other components in the system are the same as in the minimum mode.

The basic functions of the bus controller is to derive the control signals like $\overline{RD}$, $\overline{WR}$, $\overline{DEN}$, $\overline{DIP}$, $\overline{ALE}$ etc using the information made available by the processor on the status lines. The bus controller chip has 11 pins $\overline{S_1}, \overline{S_2}, \overline{S_3}, \overline{S_4}$ and $\overline{C11C}$. These pins to $\overline{B1}$ & $\overline{B2}$ are driven by $\overline{CPO}$ then 14 drivers the pins $\overline{ALE}$, $\overline{DEN}$, $\overline{DIP}$, $\overline{MREQ}$, $\overline{MWC}$, $\overline{AMC}$, $\overline{RD}$, $\overline{WR}$, and $\overline{RD}$. The $\overline{AEN}$, $\overline{JOB}$ & $\overline{DEN}$ pins are specially useful for multiprocessor systems. $\overline{AEN}$ & $\overline{JOB}$ are generally grounded $\overline{CEN}$ is usually connected to +5V.


$\overline{RD}$, $\overline{WR}$, $\overline{RD}$ or $\overline{WR}$ read. $\overline{RD}$ write commands respectively. These signals enable an 810 interface to read or write the data bus or to the addressed port.

The MPX, multic are memory read
command memory write, command signals ^{input}
the memory to accept or send data from or to
to the bus.
AD₀₋₁₅, AM₀₋₁₅ are similar to data,
multic except that they are activated one
clock cycle earlier.


Note: $\overline{AEN}$ causes the 8188 to enable the memory control signal $\overline{S0B}$ in system bus mode operation.
 In system bus mode operation.
 (EN) if enables the command ops pins on the add




Timing diagram of minimum mode read operation.



Timing diagram for write operation in minimum mode:




Timing diagram for read operation at maximum mode.



Timing diagram for write operation at maximum mode:


mode:



Interrupt of 8086? It is a kind of signals.

received to processor either from software or hardware of connected source to stop the current execution in order to attached an urgent work.

Interrupts



memory address:-

memory size $\rightarrow$ 4KB

The no. of address bits required to address

4KB memory is 12 address bits

$$2^{10} = 1024 = 1k$$

$$2^{11} = 2048 = 2k$$

$$2^{12} = 4096 = 4k$$

increment mode

decrement mode

↑
4FFF H
↓
4000 H

↓
4000 } 4k
3001 }

Subtract (14170)

add. last no.

Physical memory organization

UNIT-2

Instruction set and assembly language.

programming of 8086

data copy / transfer instruction :-

MOV :- This data transfer instruction transfer data from one register / memory location to another register / memory location. The source may be any one of the segment register or other general purpose reg. or special purpose reg. or a memory location and another reg. or memory location may act as destination.

Ex:
MOV AX, 5000H
MOV AX, BX
MOV AX, [BX]

Note :- Direct loading of the segment reg. with immediate data is not permitted. To load the segment reg. with immediate data, first we have to load any general purpose reg. with data and then it will have to be transferred to that particular segment register.

Ex: MOV DS, 5000H → Not permitted

MOV AX, 5000H
MOV DS, AX } → permitted.

PUSH :- This instruction pushes the contents of the specified reg / memory location on to the stack. The stack pointer is decremented.

by 2, after each execution of the instruction.
Note :- The higher byte is pushed first & then the lower byte.

Ex: PUSH AX

PUSH DS

PUSH [5000H]. The contents of location 5000H & 50001H in DS are pushed on to the stack.

POP :- loads the specified register / memory location with the contents of the stack which is present in the stack memory. The stack pointer is incremented by 2.

Note :- POP instruction serves exactly opposite to the PUSH instruction.

Ex: POP AX

POP DS

POP [5000H]

XCHG :- This inst. exchanges the contents specified source and destination operands which may be one of them may be memory location.

Note :- Exchange of data contents of two memory location is not permitted.

Ex: XCHG [5000H], AX

XCHG BX → This inst. exchanges the data b/w AX & BX.

IN (Input the port) :- This inst. is used for reading the I/O port. The address of the

IP port may be specified in the instruction directly or indirectly. ALAX are the allowed destination for 8 bit or 16 bit IP operations. DX is the only register implicit which is allowed to carry the port address.

Ex: IN AL, 3000H
This inst. reads the data from an 8-bit port whose address is 3000H and stores it in AL.


IN AX.
This inst. reads the data from an 16 bit port whose address is given by DX & stores it in AX.

OUT (OIP to the port): This instruction is used for writing to an OIP port. The address of the OIP port may be specified in the inst. directly or implicitly.

Ex: OUT 3000H, AL
This sends the data in AL to a port whose add. is 3000H.
OUT AX, This sends the data in AX to a port whose address is specified implicitly in DX.
XLAT (Translate): The translator instruction is used for finding out the codes in case of code conversion problems.
XLAT inst. is used to translate to the code of the key pressed to the corresponding of segment code.

LEA (load effective address): This instruction loads the effect of an operand in the specified reg. LDS/LDS (load pointer to DS/ES): This instruction loads DS/ES with pointer. loads the DS or ES register with specified destination registers in the instn. as source in the instruction.

LDS BX, 5000H / LES BX, 5000H



LAHF load all from lower byte of flag. This instruction loads the AH register with the lower byte of the flag reg. This instruction may be used to observe the status of all the conditions code flags at a time.

SAHF store AH to lower byte of flag reg. This inst. sets or resets the condition code flags in the lower byte of the flag reg. depending upon the corresponding bit positions in AH. If a bit in AH is 1, the flag corresponding to the bit position is set else it is reset.

PUSHF push flags to stack. This inst. pushes the flag reg. contents on to the stack. First the upper byte & then the lower byte will be pushed on to the stack. The SP is decremented by 2 for each operation.

POP $\div$ pop flags from stack. This instruction loads the flag reg. completely from the stack. stack pointer is incremented by 2, for each operation.

arithmetic instructions:-

ADD $\div$ This instruction adds as an immediate data or contents of a memory location specified in the instruction register to the contents of another reg. or memory locations. Ex: ADD AX, 0100H

ADC $\div$ add with carry. This inst. performs the same operation as add inst but adds the carry flag bit to the result. Ex: ADC 0100H

INC $\div$ It increases the contents of the specified reg. or memory location by 1

Ex: INC AX.

INC [BX].

DEC $\div$ decrement. It subtracts 1 from the contents of the specified location (or) register

Ex: DEC AX

SUB $\div$ The sub. instruction subtracts the source operand from the destination operand and the result is left in the destination operand

SUB AX, 0100H

SBB $\div$ Subtract with Borrow. The subtract with borrow inst. sub. the source operand and the borrow flag which may reflect the previous calculation from the destination operand. SBB AX, 0100H

CW convert Signed Byte to word. This instruction converts a signed byte to a signed word. It copies the sign bit of the byte to all the bits in the higher byte of the result word. It does not affect any flag.

DW convert Signed word to double word. This instruction converts a signed word to a signed double word. It copies the sign bit of AX to all the bits of the DX reg. It does not affect any flag.

DD (unsigned division). This instruction performs unsigned division. It divides an unsigned word (or) double word by a 16 bit (or) 8-bit operand. The dividend must be in AX for 16 bit operation. The division specified using any one of the add. mode. except immediate.

The result will be in AX while AH contains the remainder. If the result is too big to fit in AX, type 0 interrupt is generated.

In case of a double word dividend the higher word should be in DX & lower word should be in AX. The quotient and the remainder in AX & DX resp. This inst. does not affect any flag.

IDIV Signed division. This inst. performs same op. as DIV. but with signed operands.

CMPS $\div$ compare. This instruction compares the source operand which may be register or immediate data.

Ex: CMP BX, 0100H

AAA: adjust after addition of 6. It rounds the resulting contents of AL to unpacked decimal digits. After the addition AAA instruction examines the lower 4 bits of AL to check whether it contains a valid BCD (0 to 9). If it is b/w 0-9 & AF=0, AAA sets the higher bits of AL to 0 & AH must be cleared before the addition. If it is b/w 0-9 & AF=1, 06 is added to AL. The upper 4 bits of AL are cleared & AH is incremented by one. If it is greater than 9, then lower side is incremented by '06' & AH is incremented by '1'. AF & CF flags set to '1'.

AAS: ASCII adjust after subtraction. This rounds the resulting contents of AL to unpacked decimal digits.

IF the data lower 4 bits of AL reg. are greater than 9 (AF=1) then AL is decremented by 6 & AF reg. is decremented by 1. The CF & AF are set to 1. Otherwise, the CF & AF are set to 0. The upper nibble of AL is 0 & the lower nibble may be any to form 0 to 9. AH is modified as difference of the previous contents of AH.

AAM: this instruction after execution converts the product available in AL into unpacked

BCD format. This follows a multiplication instruction for AL=5D, AAM instruction will return unpacked BCD result. In AX, D is greater than 9. So add 06 to it. D+6=13H. LSD of 13H is the lower unpacked byte. For the result, '1' is added to '5' so 5+1=6 will be the upper unpacked byte of the result. Thus after execution AH=06 & AL=03.

AAD: ASCII adjust after division. ADD instruction converts two unpacked BCD digits in AH & AL to the equivalent binary number. In AL, this adjustment must be made before the dividing. The two unpacked BCD digits in AX by an unpacked BCD byte. PE, SF, ZF are modified while AF, CF, OF are unmodified.

Ex: AX contains 0508 unpacked BCD for 58 decimal.

AAD result in AL:

8	34
---	----

 58D = 34H in AL.

DAA: decimal adjust accumulator. This instruction is used to convert the result of the addition of two packed BCD numbers to a valid BCD number. The result has to be only in AL.

If the lower nibble is greater than 9, after addition on 6, AF is set. It will add 06 to the lower nibble in AL after adding 06 to the lower nibble of AL. If the upper nibble

of AL is greater than 9 (or) if carry flag

Set, DAA instruction adds 60H to AL.

AL = 53 11 = 29

ADD AL, CL.

AL ← AL + CL

AL ← 07C

① AL = 73, CL = 29

ADD, AL, CL AL ← AL + CL

AL ← 9C.

DAA AL ← AL & (CF = 1)

9C
AL
60
CF=1 02

This instruction affects AF, CF, PF, ZF. The of is undefined.

DAA decimal adjust after instruction. This instruction converts the result of subtraction of two packed BCD numbers to a valid BCD no. The subtraction has to be in AL only. If the lower nibble of AL is greater than 9, this instruction will subtract 06 from lower nibble of AL. If the result of the subtraction sets the carry flag, (01) if upper nibble is greater than 9, it subtracts 60 from AL.

① AL 75, B #08. ② AL = 38. (A = 61)

ADD AL, BH & AL = 2F SUB AL, CH + 1
DAS AL ← 2F AL ← D7 OF = 1
AL ← 77
CF = 1

Logical Instructions :

AND: This inst. bit ANDs the source operand that may be an immediate register or memory location to the destination operand that may be register or memory location. The results stored in the destination operand.

Ex: AND AX, 0008H

OR: The OR inst. carries out the OR operation in the same way as described in case of the AND operation. The limitations on source and destination operands are also same as in case of AND operation.

Ex: OR AX, 0098H.

NOT logical : The not instruction complements the contents of an operand register or a memory location. bit by bit.

Ex: NOT AX

NOT {5000H}

XOR: The XOR operation is again carried out in a similar way to the AND and OR operation.

The instructions on the operands are also similar. It gives high o/p. when the 2 ip bits are dissimilar.

Ex: XOR AX, 0098H.

TEST : The test instruction performs a bit by bit logical and operation on the two operands. Each bit of the result is then set to 1.

If the corresponding bits of both operands are 1, else the bit is reset to 0.

Ex: TEST AX, BX.

Shift and rotate instructions.

SHL / SAR: Shift logical left / Shift arithmetic right. CL is used to perform shift. The operand towards left side bit by bit. The count specified in the instructions as per CL. Usually we position at LSB side. Inserted with zeros with the shift operation.

SHL AX, 01H

if AX = 5555 H

MSB
 1 0 0 0 0 1 0 1 0 0 0 1 0 1 0 1
 0 1 0 0 0 1 0 1 0 1 0 0 0 1 0 1 = inserted with 0

SHR: Shift logical right operation. CL is used to shift the operands at the right side bit by bit.

In the shift operation LSB bit goes to carry flag newly vacant position at MSB is inserted.

with zero. and the count is specified as per CL CH.

SHR AX, 01H

MSB

AX = 5555 H

inserted. 0 1 0 0 0 1 0 1 0 1 0 0 0 1 0 1
 0 0 1 0 0 0 1 0 1 0 1 0 0 0 1 0 1

SAR: Shift arithmetic right. This inst. performs right shift on the operand word or byte, that may be a register or a memory location. CL specified count in the instruction.

ent MOD CL 02H

SAR AX, CL

AX = 5555 H

inserted 1 1 1 0 0 1 0 1 0 1 0 0 0 1 0 1
 inserted 1 1 1 0 0 1 0 1 0 1 0 0 0 1 0

ROL: Rotate without carry. Rotate without without carry is used rotator right without carry. The LSB goes to carry flag and MSB new

vacants the MSB.

ROL AX, 01H

AX = 5576

MSB 0 1 0 0 0 1 0 1 0 1 1 1 0 1 1 0
 0 1 0 0 0 1 0 1 0 1 1 1 0 1 1 0

ROL: Rotate left without carry. CL used towards with out carry. rotate the process the MSB bit goes to carry flag. simultaneously goes to the newly vacant at MSB the count as above specified. ROL AX, 01H

AX = 5575 H

MSB 0 1 0 1 0 1 0 1 0 1 0 1 1 0 0 1
 0 1 0 1 0 1 0 1 0 1 0 1 1 0 0 1 0 1

ROR : Rotate with carry
 of the destination operand right by the specified count through carry flag.

ROR AX, 01H
 if AX = 4576H

MSB				LSB			
0	1	0	0	0	1	0	1
0	1	0	1	0	1	1	0
X	0	1	0	0	0	1	0
				1	0	1	1
				0	0	1	1
				1	0	1	1
				0	0	1	1

RCL : Rotate left with carry. It is used to left by the specified count through carry flag.

RCL AX, 01H
 AX = 5575

MSB				LSB			
0	1	0	1	0	1	0	1
0	1	0	1	0	1	1	0
X	0	1	0	1	1	0	1
				1	1	0	1
				1	1	0	1
				1	1	0	1
				1	1	0	1

Control transfer (or) Branching instructions :-
 Control transfer inst. transfer the flow of execution of the program to a new address specified in the instruction directly (or) indirectly.

① unconditional control transfer instructions :-
 In case of unconditional control transfer instr. the execution control is transferred to specified location independent of any status (or) condition.

CALL : This instruction is used to call a subroutine from a main program.

RET : At each call inst. the IP & CS at the next instruction is pushed on to the stack before the control is transferred to the procedure at the end of two procedure. the RET subtraction must be executed, when it is executed, the previously stored content of IP & CS along with flags are retrieved into the RIP & flag reg from the stack & the execution of the main program continues further.
INTN : Interrupt type N. In 8086 256 interrupts are defined corresponding to the types of hardware.

When an INTN inst. is executed, the type byte N is multiplied by 4 & this value gives a offset address & 0000 as segment address, which contains the IP & CS values of the interrupt service routine.

INTO : Interrupt on overflow flag of IP is set. The new contents of IP and CS are taken from the address 0000:0010 as explained in INT type instruction. This is equivalent to a type 6 interrupt instruction.

JMP : This instruction unconditionally transfers the control of execution to the specified address using 8 bit (or) 16 bit displacement.

LOOP : This instruction executes the part of the program from the label (or) address specified

on the instruction up to the loop instruction.
 CX no. of times at each iteration. CX is decremented automatically.

REF: When an inventory location is to be called, better transforming location. to in the PICS and flag registers are stored into the stack to indicate the location from where the execution is to be continued. after the PICS is enriched.

load, timing, control, transfer instructions of D_0 & the.

conditional control transfer instructions

provided the result of the previous operation.

Satisfies the Porcicular condition. Other we
get the partition continuous in normal flow
sequence.

JZ1JE trans for mutation 107601 add. label "25=1"

$\gamma_{\text{A}12/\text{TAE}}$ " " " " $ZF=0$

55

$$JN \leq u \leq JF = 0$$

50

57/576

500

$\text{IBI} \sim \frac{1}{\sqrt{\log n}}$

[illegible]

JBE/JNA label transfer protocol added. GEZO 221

JNBt " " " " " CD02 2F20

u u u u u

5020. 766

5266
u
b
c
72541125-12

Mag manipulation and processing
and and and and and

Control Input $\sigma = 1$ or $\sigma = -1$

These instructions control the functioning of the available ALU inside the processor chip.

clear carry flag $cy=0$

Set carry flag
cy = 1

complement carry flag $cy = cy$

Set Interrupt flag.

May 11 1900

clear directional flag. $DF=0$

514 dirichal DF21

machine instructions

about 5% of the population
used crack cocaine
in the 1980s.

ALOP: No operation the processor can't perform any op except incrementing Inst. pointer

Est. ^o when this inst. is used to the Pursessor
for the bus to the other bus master.

Hlt :- Enter into the Halt state. It is executed to, enter into the Halt.

lock :- when this is executed formatted bus access to the other bus master.

loop instruction :- when this is executed to part of the program from the label or address specified in the inst. upto the loop instruction is repeated a no. of times.

```

mov cl, 04H
mov al, 10H
mov bl, 20H
xor al, bl
loop go
int 3H.
    al = 90
    cl = 0
loop2: loop while zf = 1.
    mov cl, al
    mov al, 10H
    mov bl, 20H
    xor al, bl
    loop3 go
    int 3H
    go: add al, bl
    loop2 go
    int 3H
    [01P 30]
    [01P 90]

```

string manipulation instructions :-

REP :- Prefix to some other inst. this instruction is executed the inst. to which the prefix REP is provided is repeated is a no. of times.

MOVS :- move string byte or move string word. It is used to transfer a string bytes/ words from source location to destination the source string is pointed by DS:SI reg. pair and the destination string is pointed by ES:DI reg. pair that source string starting memory location is SI reg. to that must be store in data segment and the destination string memory location DI to that must be stored in extra segment. String length is stored in CX reg. and to repeat this transfer of a byte source to destination we repeat the inst. we used the repeat instr.

```

Ex: mov ax, 5000H
    mov ds, ax
    mov ax, 6000H
    mov es, ax
    mov cx, 0FFH
    mov si, 1000H
    mov di, 2000H
    cld
    rep movsb

```

$cmpsb\%r$ compare string byte - DI is used to compare the two strings one string is pointed by DS and other string is pointed ES and the length of the string is cx reg. If $ZF=1$ two strings are equal. is zero flag is zero the two strings are not equal.

$mov\ ax, seg\ 1$
 $mov\ ds, ax$
 $mov\ es, seg\ 2$
 $mov\ es, ax$
 $mov\ si, offset\ str1$
 $mov\ di, offset\ str2$
 $mov\ cx, 0101H$

CID

$REP\ cmpsb\%$
 $scasb\%$ DI is used scan a string two operand having byte long word in AL or AX and the string is loaded into $ES:DI$ pair.
 If $ZF=1$ indicates that the byte or word is present in a given string.
 $ZF=0$ is indicates the byte or word not present in a given string.
 Ex: $mov\ ax, seg$
 $mov\ es, ax$
 $mov\ di, offset$
 $mov\ cx, 0101H$

$lodsb\%$ load string byte: DI is used to load the reg. AL from the string memory location. pointed by $DS:SI$ pair. the content of AL or AX into string memory location pointed by $ES:DI$. In all string is controlled by direction flag. If $DF=0$ string is processed lower add. to higher add. enabled the auto increment mode. If $DF=1$ string is transfer higher address to lower address. enabled the auto decrement load.

$stosb\%$ store string $%r$ The $STOS$ inst. stores the AL or register contents to a location in the string pointed by $ES:DI$ register pair. The DI is modified accordingly. No flags are affected by this instructions.

Assembly directives $%r$
 $\equiv * \equiv * \equiv *$

$DB\%$ define Byte $%r$ The DB directive is used to reserve byte or bytes at memory location in the available memory.

$DW\%$ define word: The DW directive reserves the same purpose as the DB directive. but it reserves the assembler reserves the no. of memory words instead of bytes.

DD : define quadword : It is used to direct the assembler to reserve words of memory for the specified variable.

DS define in bytes : The DS values directs the assembler to define the specified variable requiring 10-bytes for its storage and initialise the 10-bytes with specified values.

Assume : The assume directive is used to inform the assembler the names of the logical segment to be assumed for different segments used in the prog. For example : code segment may be given the name code, data seg. may give the name data etc : The statement.

assume cs:code directs the assembler that the machine codes are available in a segment named code & hence the cs reg. is to be loaded with the add. allotted by the OS for the table code while loading.

END : The end directive marks the end of an assembly language prog. when the assembler comes across the END directive, it ignores the source lines available later on. Hence it should be

ensured that the end statement should be the 1st statement in file.

ENDP : end of procedure. In assembly language prog. the subroutines are called procedures. Thus procedures may be independent program modules which return particular results or values to the calling programs.

The endp directive is used to indicate the end of procedure.

Global : procedure star
! star endp

ENDS : end of the segment This directive marks the end of logical segment. The names appear with the ENDS directive as prefix as to mark the end of these particular segments.

data segment.

data ends.

The above structure represents data segment. The data related to the program must be the data segment & data ends

even : align even memory add.

The even directive updates the location counter to the next even add. if the current location counter contents are not even & even assigns the following routine to that add.

even
provided ROOF

ROOF endp.

The above structure shows a provided ROOF that is to be aligned at an even address. When the assembler comes across that directive. Even if checks the content of the location counter. If it is odd, it is updated to the next even value & then the ROOF provided is assigned to that add.

If the content of the location counter is already even, then the ROOF provided will be assigned with same add.

EOU is equiv. the directive EOU is used to assign a label with a value or symbol.

Using EOU directive even an instruction mnemonic can be assigned with a label & the label can then be used in the program in place of that mnemonic.

label EOU 050041

ADDition EOU ADD

The first statement assigns the contents

5004 with the label and the second

statement assigns another label addition with mnemonic ADD.

GROUP: This directive is used to inform the assembler to form a logical group of the following segment names.

The assembler passes the information to the linker from the code such that the group declared segments must be with in a single memory segment. Thus all such segments labels can be addressed using the same segment base. Program group code, data, stack.

The above statement directs the loader linker. Prepare an exe file such that code, data, stack, segment must lie with in a 64K byte memory segment. That is named as program. Now for assume statement use label program rather than code, data, stack.

local: The labels, variables, constants or procedure declared local in a module are to be used only that module.

local a.b, DATA.

NAMES: The name directive is used to assign names to an assembly language program module.

offset: When the assembler comes across the

offset operator along with label, it treats

comp. 16-bit displacement at the particular label & replaces the 5th label by the

Computed displacement.

ORG : ORG directive directs the assembler to start the memory allotment for the particular segment block from the declared address in the ORG statements.

If the ORG statement is not written in the program, memory is initialised from 0000. If ORG 200H statement is present at the starting of the code segment of that module then the code will start from 200H add.

PROC Procedure : The PROC directive marks

the start of the named procedure in the statement also the type's near or FAR specify the type of the procedure. For ex. the statement

Result PROC near marks the start of a routine Result which is to be called by a prog. located in the same segment of memory.

The statement Result PROC FAR marks the mark of a routine. Result which is to be called by a program located in different segments of memory.

Result PROC NEAR
Result PROC FAR.

EXPN : The directive EXPN informs the assembler that the names procedure & labels declared after the directive have

already been defined in some other assembly language modules while in the other module where the names procedure & labels actually appear they must be declared public using public directive.

eg: module 1 segment
public factorial PAR
module 1 ends
module 2 segment
extern factorial PAR
module 2 ends.

PTR : The pointer operation is used to declare the type of a label variable for memory operand.

The operation PTR is followed by either byte or word. If the prefix is byte then the particular label & variable for memory operand is treated as 8 bit quantity while if word is the prefix then it is treated as 16 bit quantity.

mov al, byte ptr [5E]
inc byte ptr [BX]

Public : This directive informs the assembler that the labels variables const. in procedure declared public may be accessed by other assembly modules to form their codes. But while using the public declared labels, variables const. procedure the user must declare them

computed displacement + contents using `END`
`ORG 0` `ORG disp`
 Start the segment is actually using another module
 the variable label (or procedure) basic address in place of

`mov DS, AX`
`segment 0` the segment directive marks the starting of the logical segment.

In some cases the segment may be assigned type like public or global.

Ex: `EXE CODE SEGMENT GLOBAL`
`VAR. CODE ENDS`

`SHORT 0` The short operators indicates to the assembler that only one byte is req. to code the displacement for a jump. otherwise the assembler may reserve two bytes for the displacement.

Temp short label.

`Global 0` The label variables const. declared (procedures) global may be used by other modules at the prog. one a variable is declared global. it can be used by any module in the program.

`type 0` the type operator directs the assembler to decide the data type of the specified label & replaces the type label by the decided data type for word type variable the data type for double word type it is 4 & for byte type it is 1.
 Suppose string is a word array the `inst`, `mov AX` type string moves the values `0002H`.

`MACROS 0` Suppose no. of inst are appearing again and again in the main program. then the program becomes lengthy so a label is assigned with the repeatedly appearing string of inst. The process of assigning a label to macro name to the string is called defining macro.

The difference between macro and subroutine is that, in case of macro the completely code of the instructions string is inserted at each place where the macro name appears. While case file becomes lengthy macro doesn't utilize the stack service.

On the other hand, subroutine is called whenever necessary then the control of execution is transferred to the subroutine. every time it is called the subroutine code in case of the subroutines becomes smaller as the

Subroutine appears only once in the complete code. Thus the exc. file is smaller as compared to the prog. using macro.

Subroutine utilizes the stack structure. The program using subroutine requires less memory space for execution than that using macro. macro requires less time for execution. as it doesn't contain call and RET inst. as subroutines do.

* A macro can be defined anywhere in a prog. using the directive macro and endm. the label paid to macro is the macro name. which should be used in the actual prog. The endm directive marks the end of the inst. sequence assigned with macro name.

```
display macro
mov AX, seg. msg
mov DS, AX
mov DX, offset msg
mov AX, 09H
int 21H
```

display to the inst. sequence. b/w the directive macro & endm while assembly the above sequence or inst. will replace the label display. whenever it appears in the prog.

The macro may also be used in a data segment. thing macro.

```
msg1 db 0AH, 0DH prog. terminated normally 0AH
odh. y: msg2 db 0DH 0DH 0DH, abort fail.
0AH, 00H. $ endm.
```

A macro may be called by quoting its name along with any values to be passed to the macro. passing parameters to a macro $\frac{2}{\sim \sim \sim}$.

using parameters in a definition the programmer specifies the parameter of the macro. these are likely to be changed each time the macro is called.

```
display macro msg
mov AX, seg msg
mov DS, AX
mov DX, offset msg
mov AX, 09H
int 21H
endm
```

This parameter msg can be replaced by msg1 while calling the macro as shown

```
display msg1
display msg2.
```

```
msg1 db 0A, 0DH prog. terminated normally
msg2 db 0A, 0DH 0DH, abort fail.
```

machine language

assembly language

binary coded

nonBoi'c. code

less memory

less memory

less execution time

less execution time

difficult

simple

assembly language programs :-

addition 8-bit

adding two 16-bit data

Data segment

data segment

a db 00H

a dw 0012H

b db 72H

b dw 0567H

Data end

data end

code segment

code segment

assume cs:code, ds:data

assume cs:code, ds:data

start mov ax, data

start

mov ds, ax

mov ax, data

mov ax, a

mov ax, a

mov bx, b

mov bx, b

add al, bl

add ax, bx

int 3h

int 3h

code ends

code end

end start

end start

OIP: 01:0000 B1=0000
AL 00H B1=00
CX 1H = 72H
7C 1H = 72H

AX=0000 BX=0000
= 0012H = 0000
= 0012H = 0567H
= 8779H = 0567H

Subtraction: (simply replace 'add' with 'sub')

multiplication :- two 8-bit

data segment

a db 01H

a db 02H

data end

code segment

assume cs:code, ds:data

start: mov ax, data

mov ds, ax

mov al, a

mov bl, b

mov bc

int 3H

code end

end start

multiplication of two 16-bit

data segment

a dw 8126H

b dw 2102H

data end

code segment

assume cs:code, ds:data

start: mov ax, data

mov ds, ax

mov ax, a

mov bx, b

mul bx

int 3H
end start. code end

OIP:

AX=0001H BX=0000H

AX=0001H BX=0000H

AX=1012H BX=0000H

OIP:

AX=8126H BX=0000H
DX=0000H

AX: 8126H BX: 2102H DX: 0000H

AX: CUC BX: 2102H DX: 1102H

division of 8-bit data

data segment

add 97H
b db 10H

code segment

code segment

assume cs:code, ds:data

start:

mov ax, data

mov ds, ax

mov al, a

mov ah, 00H

mov bl, b

div bl

int 3H

code end

end start

division of two 16 bit data

data segment

a dd 10155123H

b dw 1000H

code end

code segment

assume cs:code, ds:data

start mov ax, data

mov ds, ax

mov ax, [5]

mov dx, [5*2]

mov bx, b

div bx

Question: AL

remainder AH

OP: AX: 0097H BX: 0000H

AX: 0097H BX: 0010H

AX: 0709H BX: 0010H

OP: AX: 5123 BX: 0000H DX: 0000H

AX: 5123H BX: 0000H DX: 1015H

AX: 5123H BX: 1000H DX: 1015H

Question: AX

Remainder: DX

01013H

code endd

end start

conversion of packed BCD to ASCII

data segment

a db 36H

count equ 00H

data end

code segment

assume cs:code, ds:data

start: mov ax, data

mov ds, ax ; CL = 04H

mov cx, count ; AL = 36H 00110110

mov al, a ; AL = 03H 00000011

shl r, al, cl ; BH = 03H 00110110

mov bh, al ; AL = 36H 01100000

mov al, a ; AL = 60H 01100000

mov bl, al ; AL = 06H 00000110

~~shl r, al, cl~~ ; BL = 06H 00000110

ror al, cl ; BX = 3336

xor bx, 3030H

int 3H

code endd

end start

conversion of ASCII to BCD

data segment

a dw 9936H

count equ 00H

data endd

code segment

assume cs:code, ds:data

start: mov AX, data.

mov DS, AX

mov AX, A.

SHL AH, CL

mov BL, AH

mov AH, 00H

SHL AL, CL

POP AL, CL

XOR AL, BL

int 3H

code endd

end start

Classification of no. of +ve and -ve no.

data segment

list dw 2579H, 8605H, 5079H, 0890H, 0107H

count equ 05H

data end

code segment

assume CS: code, DS: data

start: mov AX, data.

mov DS, AX

mov CL, count

mov SI, offset list

AGAIN: mov AX, [SI]

SHL AX, 01

INC CL

JBX

JMP NEXT

LI: JNC OX

NEXT: ADD SI, 02H

DEC CL

JNZ again

int 3H

code endd

end starts.

5079H 19 02

Ascending order

53 25 19 02

25 53 19 02

25 19 53 02

25 19 02 53

compare no.

19 25 02

19 02 25

compare no.

02 19 25

compare no.

50.

operator

Program:

Data segment

list dw 53H, 25H, 19H, 02H

count equ 04

data ends

assume CS: code, DS: data

code segment

start: mov AX, data.

OP: BX: 0000
OV = 0001

n=4

1
2
3
4 } op. 1, comparison-3

=> n=3

} operator 2, comparison-2

=> n=2

} operator 3, comparison-1

50. comparison = count-1 = 3

operator = count-1 = 3

```

start: xor dx, dx
      xor dx, dx
      mov ax, data
      mov ds, ax
      mov cx, count
      mov si, offset list
      again: mov ax, [si]
             ror ax, 01
             jc odd
             inc bx
             jmp next
      odd:
      next: inc dx
             mov si, 02
             dec cl
             jnz again
      int 3H
      code endd
      end start

```

Introduction to PSR: The pointer operates as an indirect used to declare the type of addressable or memory operand. The operator PSR is performed by either Byte or word. If the prefix is Byte word then the particular level variable or memory operand is treated as an 8-bit - 16 bit quantity, e.g. mov al, byte ptr [si].

```

mov ds, ax
mov dx, count-1
again: mov cx, dx
      mov si, offset list
      again: mov ax, [si]
             cmp ax, [si+2]
             jl pri
             xchg [si+2], [ax]
             xchg [si], [ax]
      pri: add si, 02
            loop again
            dec dx
            jnz again
      int 3H
      code endd
      end start

```

identification of even or odd

```

data segment
list dw 2357H, 0A579H, 0C91EH, 0C000H,
      0957H
count equ 006H
data ends
code segment
assume: cs: code, ds: data

```


An ALP to add two multi-byte no's

data segment

a db 05, 50H, 6CH, 55H, 66H, 77H

b db 00, 56H, 00H, 57H, 32H, 19H

c db 00H, 00F0000

count equ

data end

code segment

assume cs:code, ds:data

start: mov ax, data

mov ds, ax

mov cx, count

mov si, offset a

mov di, offset b

mov bx, offset c

xor ax, ax

again: mov al, [si]

add al, [di]

mov byte ptr [bx], al

inc si

inc di

inc bx

dec cx

jnz again

inc cx²

mov byte ptr [bx], 0

exit: int 3h

code end

end start

An ALP for addition of two 3x3 matrices

data segment

mat1 db 01H, 02, 03, 04, 05, 06, 07, 08, 09H

mat2 db 01, 02, 03, 04, 05, 06, 07H, 08H, 09H

result dw 09H dup(?)

count equ 09H

data end

code segment

assume cs:code, ds:data

start: mov ax, data

mov ds, ax

mov cx, count

mov si, offset mat1

mov di, offset mat2

mov bx, offset result

next: mov al, [si]

mov al, [di]

mov word ptr [bx], ax

inc si

inc di

add bx, 02

loop next

code end

end start

An alp for finding out the largest no. from
given unordered array :-

assume CS: code DS: data

data segment

list db 5214, 234, 564, 454,

count equ 0FH

largest db 01H dup(0)

An alp for finding length of a string :-

data segment

adh "ECE A", 4

data end

code segment

assume CS: code DS: data

start: mov AX: data

mov DS, AX

mov BL, 00H

mov SI, offset a

mov AL, [SI]

again: cmp AL, 0

JB found

inc BL

inc SI

jmp again

found: ret 314

code end

end start

An alp for reverse a string :-

data segment

adh "ABCDE", 5

strlen equ 05H

data end

code segment

assume CS: code DS: data

start: mov AX: data

mov DS, AX

mov SI, offset a

mov DI, offset b

add DI, strlen

again: mov AL, [SI]

xchg AL, [DI]

mov [SI], AL

inc SI

dec DI

cmp SI, DI

JB again

int 3H

code end

end start

An alp for finding the length of string :-

data segment

str db "ECEB", 4

data end

code segment

assume cs:code, ds:data

start: mov ax, data

mov dx, ax

mov bx, 001H

mov si, offset str

again: mov al, [si]

cmp al, ' '

jz found

inc bx

inc si

jmp again

found: int3H

code endd

end start.

