


MOS Tr^y circuit model:-

→ The MOS Tr^y can be modeled with varying degrees of complexity. (X)
consideration of actual physical construction of the device leads to some understanding of various components of the model.



nmos Tr^y model

- C_{gc} → gate to channel capacitance
 - C_{gs} → gate to source
 - C_{gd} → gate to drain
- } small for self-align and process.

Remaining capacitances are affected with depletion layer & voltage dependent.

- C_{ss} → source to substrate capacitance
- C_{ds} → drain to subst
- C_{cs} → channel to substrate

Bi-CMOS Inverter:

(14)

(4)

→ It consists of 2 Bi-Polar


Transistors T_1, T_2 .

→ And 1 nmos $T_3 - T_3'$,

1 pmos $T_4 - T_4'$.

both are enhancement

mode T_3, T_4 .



Case 1:- Logic 0 I/P.

With $V_{in} = 0 (V_{SS})$

$T_3 \rightarrow$ off & $T_4 \rightarrow$ on

So, AS T_3 is off T_1 will be non-conducting.

→ T_4 is on and supplies current to the base of T_2 which will conduct & act as a current source to charge the load C_L toward $+5V (V_{DD})$. [a current source to charge the load C_L toward]

The V_{out} of inverter will rise to $+5V$. Let the Base-to-emitter voltage V_{BE} of T_2 . i.e. $V_{DD} - V_{BE} = \text{Logic 1}$

Case 2: With $V_{in} = +5V (V_{DD})$

$T_4 \rightarrow$ off so that T_2 is non-conducting.

T_3 is on & will supply current to the base of T_1 which will conduct & act as a current sink to the load C_L discharging it toward $0V$.

The o/p of inverter will fall to 0V plus the saturation voltage V_{CEsat} from the collector to the emitter of T_1 .

② i.e., $0V + V_{CEsat} = \text{Logic 0}$.

→ T_1 & T_2 will present low impedance when turned on into saturation and the load C_L will be charged or discharged rapidly.

→ The o/p logic level will be good and will be close to the rail voltage since V_{CEsat} is quite small & $V_{BE} \cong +0.7V$.

(V_{DD}, V_{SS})

$$(V_{SS})_0 \cong V_{CEsat} \quad 5 - 0.7 \cong V_{DD}$$

→ The inverter has high i/p impedance.

→ The inverter has low o/p impedance.

→ The inverter has high noise margins.

→ Due to the presence of a DC path from V_{DD} to V_{IND} through T_3 & T_1 , this is not a good arrangement to implement since there will be significant static current flow whenever $V_{in} = \text{logic 1}$.

→ Problem: There is no discharge path for current from the base of either BJT when it is being turned off. This will slow down the action of this circuit.

To avoid this, improved version of the circuit used:


⇒ DC path through T_3 & T_1 is eliminated.

⇒ But, o/p voltage swing is now reduced, since the o/p


cannot fall below the V_{BE} of T_1 .

(B)

→ An improved inverter arrangement with resistors provide the improved swing of output voltage when each bipolar T_r is off & also provide discharge path for base current during turn-off.




(A1)




→ The provision of on-chip resistors of suitable value is not always convenient and may be space-consuming. To avoid this, another arrangement in that, T_5 & T_6 are arranged to turn on when T_2 & T_1 respectively are being turned off.

A₂



Latch up in CMOS circuits :-



→ A problem which is inherent in p-well & n-well processes due to the large $n-p$ junctions which are formed in these structures. The consequent presence of parasitic T_3 & diodes.

Latch up is a condition in which the parasitic components give rise to the establishment of low-resistance conducting paths V_{DD} & V_{SS} .

Problems :-

- ① Find g_m and r_{ds} for an n-channel transistor with $V_{gs} = 1.2V$, $V_{th} = 0.8V$, $\frac{w}{L} = 10$, $\mu_n C_{ox} = 92 \mu A/V^2$ & $V_{ds} = V_{eff} + 0.5V$. The output impedance constant $= 95.3 \times 10^{-3}/V$.

Sol:

$$\lambda = 95.3 \times 10^{-3}/V$$

$$V_{ds} = V_{eff} + 0.5V$$

where

$$V_{eff} = V_{gs} - V_{th}$$

$$= 1.2 - 0.8$$

$$= 0.4V$$

$$\therefore V_{ds} = 0.4 + 0.5 = 0.9V$$

$$0.9 > 0.4$$

$$V_{ds} > V_{gs} - V_{th}$$

So, T₁T is in saturation region.

$$I_d = \frac{\mu_n C_{ox}}{2} \frac{w}{L} (V_{gs} - V_{th})^2$$

$$\text{Transconductance, } g_m = \frac{C_{ox} \mu_n}{L^2} V_{ds}$$

$$C_g = C_{ox} wL \quad (C_{ox} = \text{unit capacitance})$$

$$\therefore g_m = \frac{\mu_n C_{ox} wL}{V_{ds}}$$

$$= \mu_n C_{ox} \frac{W}{L} V_{ds}$$

$$= 92 \times 10^{-6} \times 0.9 \times 10$$

$$g_m = 8.28 \times 10^{-4} \text{ S}$$

Drain to source resistance, $r_{ds} = \frac{1}{\mu_n C_{ox} \frac{W}{L} (V_{gs} - V_{th})}$

$$I_{ds} = \frac{\mu_n C_{ox} W}{2L} (V_{gs} - V_{th})^2$$

$$= \frac{92 \times 10^{-6}}{2} \times 10 \times (0.4)^2$$

$$= 7.36 \times 10^{-5} \text{ A}$$

$$\therefore r_{ds} = \frac{1}{95.3 \times 10^{-3} \times 7.36 \times 10^{-5}}$$

$$= 142.57 \text{ k}\Omega$$

4
2, 3, 4, 5, 6, 7, 8, 9 (9)

If $\beta_n = \beta_p$ & $V_{tn} = -V_{tp}$

then

$$V_{in} = \frac{V_{DD} + V_{tp} - V_{tp} \left(\sqrt{\frac{\beta_n}{\beta_p}} \right)}{1 + \left(\sqrt{\frac{\beta_n}{\beta_p}} \right)}$$

$$V_{in} = \frac{V_{DD}}{1+1} = \frac{V_{DD}}{2} = 0.5V_{DD}$$

→ change over b/w logic level is symmetrically disposed about

the point at which

$$V_{in} = V_{out} = 0.5V_{DD}$$

since only at this V_t will the 2 ' β ' factors be equal.

but for $\beta_n = \beta_p$, the device geometries must be such that

$$\beta_n = \beta_p$$

$$\frac{\epsilon_0 \epsilon_r \mu_n \frac{W_n}{L_n}}{0} = \frac{\epsilon_0 \epsilon_r \mu_p \frac{W_p}{L_p}}{L_p}$$

$$\frac{\mu_n W_n}{L_n} = \frac{\mu_p W_p}{L_p}$$

we know, $\mu_n = 2.5 \mu_p$.

$$2.5 \mu_p \frac{W_n}{L_n} = \frac{\mu_p W_p}{L_p}$$

$$\frac{W_p}{L_p} = 2.5 \frac{W_n}{L_n}$$

width to length ratio of p-device is to be 2 to 3 times that of n-device.

→ mobility μ affected by transverse electric field

dependent on V_{gs} :

actual mobility is, $\mu = \mu_z (1 - \phi(V_{gs} - V_{t1}))^{-1}$


⊙

$\phi \rightarrow$ constant ≈ 0.05 .

$\mu_z \rightarrow$ mobility with zero transverse field.

β ratio of $(\frac{\beta_n}{\beta_p} = 1)$ will only hold good around the pt of symmetry when $V_{out} = V_{in} = 0.5 V_{DD}$.

→



Trend in transfer ch/ with β ratio's

Region 4: — the input voltage of P-T₁ just exceed threshold voltage. The P-T₁ conduct but large voltage b/w source and drain.

So P-T₁ saturation,

→ The n-T₁ conducting with a small voltage across it, it operates in resistive region.


→ Currents in regions 2 & 3 are small. Most of energy consumed in switching from one state to another. In region 3 ~~saturation~~ both T₁'s are in saturation. The current

in each device must be same since T₁'s are in series,

$$I_{dsP} = -I_{dsn}$$

$$I_{dsP} = \frac{\beta_P}{2} (V_{in} - V_{DD} - V_{TP})^2$$

$$\& I_{dsn} = \frac{\beta_n}{2} (V_{in} - V_{SS} - V_{TN})^2$$



$$\left| \frac{\beta_P}{2} (V_{in} - V_{DD} - V_{TP})^2 \right| = \left| \frac{\beta_n}{2} (V_{in} - V_{TN})^2 \right|$$

$$(V_{in} - V_{DD} - V_{TP})^2 = \frac{\beta_n}{\beta_P} (V_{in} - V_{TN})^2$$

$$V_{in} - V_{DD} - V_{TP} = -\sqrt{\frac{\beta_n}{\beta_P}} (V_{in} - V_{TN})$$

$$V_{in} + \sqrt{\frac{\beta_n}{\beta_P}} V_{in} = V_{DD} + V_{TP} + \sqrt{\frac{\beta_n}{\beta_P}} V_{TN}$$

$$V_{in} = \frac{V_{DD} + V_{TP} + V_{TN} \sqrt{\frac{\beta_n}{\beta_P}}}{1 + \sqrt{\frac{\beta_n}{\beta_P}}}$$

CMOS inverter

10

We have seen,
current-voltage relationships for MOS T_{xy},

$$I_{ds} = \frac{k_w}{L} \left((V_{gs} - V_t) V_{ds} - \frac{V_{ds}^2}{2} \right)$$

In resistive region or non-saturation region,

$$I_{ds} = \frac{k_w}{L} \frac{(V_{gs} - V_t)^2}{2}$$

In saturation region,

→ In both cases, the factor k is a technology-dependent parameter

such that,

$$k = \frac{\epsilon_0 \epsilon_r \mu_n}{D}$$



$$\beta = \frac{k_w}{L}$$

β may be applied to both nmos & pmos T_{xy} as follows,

$$\beta_n = \frac{\epsilon_0 \epsilon_r \mu_n}{D} \frac{w_n}{L_n}$$

$$\beta_p = \frac{\epsilon_0 \epsilon_r \mu_p}{D} \frac{w_p}{L_p}$$

where w_n, L_n & w_p, L_p are n-T_{xy} & p-T_{xy} dimensions



circuit

5

In region 1 :-

For which $V_{in} = \text{Logic } 0$.



We have P-Tr fully turned on while n-Tr fully turned off.

Thus no current flows through

(1) inverter & o/p is directly connected to V_{DD} through P-Tr.

A good logic 1 off voltage is the present at the o/p.

V_{in}	P	n
Logic 0	on	off
$V_{in} > V_{th}$	non-sat	sat



In region 5 :-

$V_{in} = \text{Logic } 1$, the n-Tr is fully on while P-Tr is fully on. Again, no current flows & good logic 0 appears at o/p.

In region 2 :- If voltage V_{in} is increased to a level which just exceeds the threshold voltage of n-Tr ($V_{in} > V_{th}$), it is in saturation region. ($V_{DD} \geq V_{GS} - V_t$)

The n-Tr conducts a large voltage b/w source & drain (V_{DS}).


→ The P-Tr also conducts but a small voltage across it, ($V_{DD} < V_{GS} - V_t$) it is in non-saturated or resistive region.

→ A small current flows through the inverter from V_{DD} to V_{SS} .


→ If we wish to analyze behaviour in this region,

P-device non-saturation current = n device saturation current.

In region 3 :- is the region in which inverter exhibits gain & both Tr are in saturation region.



Pull-up to Pull-down ratio for an nmos inverter driven through one or more pass transistors:-



Input 2 to inverter 2 comes from the o/p of inverter 1 but passes through one or more nmos transistors used as switches in series (Pass Tr).

By the connection of pass transistors in series will degrade the logic 1 level into inverter 2 so that o/p will not be a proper logic 0 level..

When $V_{in1} = 0V$ (input A), the o/p of 1st inverter is V_{DD} (at B). The voltage into inverter 2 at point C is reduced from V_{DD} by voltage of series pass transistors.


The ill voltage to inverter 2 $V_{in2} = V_{DD} - V_{tp}$.

V_{th} → threshold voltage of a pass Tr.

Consider inverter 1 with i/p V_{DD} . If o/p is at V_{DD} then p-d Tr is conducting but with a slow voltage across it.

∴ It is in its resistive region represented by R_1 (non-saturation)

meanwhile the p-n Tr is in saturation & is represented by current source.



For P-d T_{rr} , ($V_{ds} \approx V_{gs} - V_t$)

$$I_{ds} = \frac{k_w}{L} (V_{gs} - V_t) V_{ds} - \frac{V_{ds}^2}{2}$$

$$I_{ds} = \frac{k_w p d_1}{L p d_1} \left((V_{DD} - V_t) V_{ds1} - \frac{V_{ds1}^2}{2} \right) \quad (V_{gs} = V_{DD})$$

$$\frac{I_{ds}}{V_{ds1}} = \frac{k_w p d_1}{L p d_1} \left((V_{DD} - V_t) - \frac{V_{ds1}}{2} \right)$$

$$R_1 = \frac{V_{ds1}}{I_{ds}} = \frac{L p d_1}{k_w p d_1} \left[\frac{1}{V_{DD} - V_t - \frac{V_{ds1}}{2}} \right] \quad (V_{ds1} \ll V_{gs} - V_t)$$

↓
small

V_{ds1} is small & $\frac{V_{ds1}}{2}$ we can ignore.

$$R_1 = \frac{1}{k} \cdot Z_{pd1} \left[\frac{1}{V_{DD} - V_t} \right] \quad \left(\because \frac{L p d_1}{k p d_1} = Z_{pd1} \right)$$

↓
①

$\frac{V_{ds1}}{2} \rightarrow \text{ignored.}$

For depletion mode P-U in saturation with $V_{gs} = 0$,

$$I_1 = I_{d1} = k \frac{w_{pu1}}{2 L_{pu1}} (V_{gs} - V_{td})^2 \quad \left[I_{d1} = \frac{k_w}{L} \frac{(V_{gs} - V_t)^2}{2} \right]$$

But $V_{gs} = 0$.

$$I_1 = k \frac{w_{pu1}}{L_{pu1}} \frac{(-V_{td})^2}{2}$$

$$I_1 = k \frac{1}{Z_{pu1}} \frac{(-V_{td})^2}{2} \quad \text{--- ②}$$

sub. ② in below eqn

$$V_{out1} = I_1 R_1$$

$$V_{out1} = \frac{k}{Z_{pu1}} \frac{(-V_{td})^2}{2} \times \frac{1}{k} Z_{pd1} \left[\frac{1}{V_{DD} - V_t} \right]$$

$$V_{out1} = \frac{Z_{pd1}}{Z_{pu1}} \left(\frac{1}{V_{DD} - V_t} \right) \left(\frac{-V_{td}}{2} \right)^2 \quad \text{--- ③}$$

Condition Inverter 2 :-


Input $V_{DD} - V_{HP}$.

For P-d T_{V}^R ,

$$I_{d1} = \frac{k_{wpd}}{L_{pd}} \left((V_{DD} - V_{HP}) - V_t \right) \left(V_{d2} - \frac{V_{d1}}{2} \right)$$

$$R_2 = \frac{1}{k} \cdot Z_{pd2} \cdot \frac{1}{(V_{DD} - V_{HP}) - V_t} \quad \text{--- (4)}$$

$$I_2 = \frac{k \cdot 1}{Z_{pu2}} \frac{(-V_{td})^2}{2} \quad \text{--- (5)}$$



$$V_{out2} = I_2 R_2$$

$$= \frac{k \cdot 1}{Z_{pu2}} \frac{(-V_{td})^2}{2} \cdot \frac{1}{k} Z_{pd2} \cdot \frac{1}{V_{DD} - V_{HP} - V_t}$$

$$V_{out2} = \frac{Z_{pd2}}{2 Z_{pu2}} \cdot \frac{(-V_{td})^2}{V_{DD} - V_{HP} - V_t} \quad \text{--- (6)}$$

If inverter 2 is to have same output voltage under these conditions then $V_{out1} = V_{out2}$.

$$I_1 R_1 = I_2 R_2$$

$$\text{(3)} = \text{(6)}$$

$$\frac{Z_{pd1}}{Z_{pu1}} \frac{(-V_{td})^2}{2} \frac{1}{V_{DD} - V_t} = \frac{Z_{pd2}}{Z_{pu2}} \frac{(-V_{td})^2}{2 (V_{DD} - V_{HP} - V_t)}$$

$$\frac{Z_{pu1}}{Z_{pd1}} (V_{DD} - V_t) = \frac{Z_{pd2}}{Z_{pu2}} (V_{DD} - V_{HP} - V_t)$$

Typical values,

$$V_t = 0.2 V_{DD}$$

$$V_{HP} = 0.3 V_{DD}$$

(R)

$$\frac{Z_{pu2}}{Z_{pd2}} = \frac{Z_{pu1}}{Z_{pd1}} \cdot \frac{(V_{DD} - V_T)}{(V_{DD} - V_{TP} - V_T)}$$

$$\frac{Z_{pu2}}{Z_{pd2}} = \frac{Z_{pu1}}{Z_{pd1}} \cdot \frac{V_{DD} - 0.2V_{DD}}{V_{DD} - 0.3V_{DD} - 0.2V_{DD}}$$

$$= \frac{Z_{pu1}}{Z_{pd1}} \cdot \frac{0.8V_{DD}}{0.5V_{DD}}$$

$$= \frac{Z_{pu1}}{Z_{pd1}} \times (1.6)$$

$$\begin{aligned} &\approx \frac{4}{1} \times 2 && (1.6 \approx 2) \\ \boxed{\frac{Z_{pu2}}{Z_{pd2}} \approx \frac{8}{1}} &&& \frac{Z_{pu1}}{Z_{pd1}} = \frac{4}{1} \end{aligned}$$

Summary for nmos inverter

1) An inverter driven directly from output of another should have a

$$Z_{pu}/Z_{pd} \text{ ratio of } \geq \frac{4}{1}$$

2) An inverter driven through one or more pass transistors should

$$\text{have } \frac{Z_{pu}}{Z_{pd}} \text{ ratio of } \geq \frac{8}{1}.$$

Aspects of MOS Tr^s threshold Voltage (V_t):-

(4)

The threshold voltage V_t may be expressed as,

(9)

$$V_t = \phi_{ms} \frac{Q_B - Q_{ss}}{C_o} + 2\phi_{fn}$$

Q_B = charge per unit area in depletion layer ~~below~~ ^{beneath} the oxide.

Q_{ss} = charge density at Si:SiO₂ interface.

C_o = capacitance per unit gate area.

ϕ_{ms} = work fn difference b/w gate and Si.

ϕ_{fn} = Fermi level potential b/w inverted surface & bulk Si.

For polySi gate & Si substrate, ϕ_{ms} is -ve. but negligible.

the magnitude, sign of V_t determined by negative term $-\frac{Q_{ss}}{C_o}$ & remaining +ve term.

To evaluate V_t , each term is determined as follows:

$$Q_B = \sqrt{2\epsilon_0 \epsilon_{Si} q N (2\phi_{fn} + V_{SB})} \text{ Coulomb/m}^2$$

$$\phi_{fn} = \frac{kT}{q} \ln \frac{N}{n_i} \text{ volts}$$

$$Q_{ss} = (1.5 \text{ to } 8) \times 10^8 \text{ Coulomb/m}^2$$

where V_{SB} = substrate bias voltage
 (-ve w.rtu source for nmos
 +ve " " pmos)

$$q = 1.6 \times 10^{19} \text{ Coulomb}$$

N = impurity concentration in substrate (NA or ND)


ϵ_{Si} = relative permittivity of Si

$\epsilon_{ms} = 6.7 = 4$
 for SiO₂

$n_i = \text{intrinsic } \bar{e} \text{ concentration } (1.6 \times 10^{10} / \text{cm}^3 \text{ at } 300\text{K})$

$k = \text{Boltzmann's constant} = 1.4 \times 10^{-23} \text{ joule/}^\circ\text{K}$

(4)



Body effect may also be taken into account

since substrate may be biased w.r. to source.

change in V_t : $\Delta V_t \approx \gamma (\sqrt{V_{SB}})$

γ is constant depends on substrate doping.

So, that more lightly doped the substrate, smaller will be body effect

we may write,

$$V_t = V_t(0) + \left[\frac{D}{\epsilon_{si} n_{s0}} \right] \sqrt{2\epsilon_0 \epsilon_{si} q N_A} \cdot \sqrt{V_{SB}}$$

$V_t(0) \rightarrow$ Threshold voltage for $V_{SB} = 0$

for nmos enhancement mode T_{ox}

$V_{SB} = 0V, V_t = 0.2 V_{DD}$ (1V for $V_{DD} = 5V$)

$V_{SB} = 5V, V_t = 0.3 V_{DD}$ (1.5V for $V_{DD} = 5V$)

$5 \times 0.2 = 5 \times \frac{2}{10} = 1V$

for PMOS negative value.

nmos depletion mode :-

$V_{t0} = -0.7 V_{DD} = -3.5V$ for $V_{DD} = 5V$


PASS Transistor

Unlike bipolar transistors, the isolated nature of the gate allows CMOS type to be used as switches in series with lines carrying logic levels. ~~in a way~~

(I)

This application of CMOS device is called as Pass Transistor and switching logic arrays can be formed.

EX: AND array



$X = A \cdot B \cdot C$ (Logic 1 = $V_{DD} - V_t$)

$\bar{X} = 0$

X assumes gnd potential when $A+B+C=0$.

$\bar{X} = \overline{A \cdot B \cdot C}$
 $= \bar{A} + \bar{B} + \bar{C}$

Fig: pass Transistor AND gate

MOS FET figure of merit (ω_0):

An indication of freq. response may be obtained from the parameter

$\frac{1}{\text{Time}} \propto g_m$
 1st time \rightarrow high speed.

$$\omega_0 = \frac{g_m}{C_g} = \frac{2q}{L^2} (V_{gs} - V_t) = \frac{1}{\tau_{sd}}$$

$$\left[\begin{aligned} \tau_{sd} &= \frac{L^2}{2\mu V_d} \\ \tau_{sd} &= \frac{L^2}{2\mu (V_{gs} - V_t)} \\ \frac{1}{\tau_{sd}} &= \frac{2\mu (V_{gs} - V_t)}{L^2} \end{aligned} \right.$$

(5) switching speed depends on gate voltage above threshold and on carrier mobility (μ) & inverse of square of channel length $(\frac{1}{L^2})$

Fact (kt) requires that g_m be as high as possible.

\rightarrow μ mobility len \cong 3-10p.


Surface mobility is also dependent on effective gate voltage $V_{gs} - V_t$.

Basic Inverter

The basic inverter ckt requires a T_{ox} with source connected to gnd and a load resistor of some sort connected from drain to the positive supply V_{DD} . The o/p is taken from drain and the i/p is applied b/w gate and gnd.

(K)


Resistors are not conveniently produced on Si substrate. Even modest values occupy excessively large areas so that some other form of load resistance is required.



One way to solve this problem is to use a depletion mode T_{ox} as load.

① With no current drawn from o/p, the current I_D for both T_{ox} must be equal.

② For depletion mode T_{ox} , the gate is connected to source so it is always on.




③ Depletion mode T_{ox} is called pull up (PU) of enhancement mode T_{ox} is called pull down (PD)

④ To obtain inverse transfer ch's we superimpose the $V_{gs} = 0$, depletion mode ch curve on the family of curves for enhancement mode device, noting that max. voltage

(L)

$V_{ds}(enh) = V_{DD} - V_{ds}(dep)$
 $= V_{out}$

$V_{gs}(enh) = V_{in}$



→ $V_{in} (= V_{gs} \text{ p-d } T_{xy})$ exceeds the p-d threshold voltage current begins to flow. ($V_{gs} > V_{th}$)


The th old voltage ↓ decrease and subsequent increase in V_{in} will cause p-d T_{xy} to come out of saturation and become resistive. ($V_{ds} < V_{gs} - V_{th}$)

if $V_{gs} \uparrow \rightarrow$ old $V \downarrow$


Slope of transfer ch's determines gain.

$Gain = \frac{\delta V_{out}}{\delta V_{in}}$

$Z = \frac{L}{C_{in}}$



→ The point at which $V_{out} = V_{in}$ is denoted as V_{inv} and it will noted that transfer ch's and V_{inv} can be shifted by variation of ratio of pull-up to pull down resistances. ($\frac{Z_{pu}}{Z_{pd}}$)



$Z = \frac{L}{C_{in}}$

Determination of Pull up to Pull down ratio (Z_{pu}/Z_{pd}) For an nmos

inverter driven by another nmos inverter —

(M)

→ an inverter is driven from the o/p of another similar inverter.



→ consider the depletion mode T_{1d} for which $v_{gs} = 0$ under all conditions.

→ Assume that in order to cascade inverters without degradation of levels we are aiming to meet the requirement

$$V_{in} = V_{out} = V_{inv}$$

→ we set $V_{inv} = 0.5 V_{DD}$. At this pt both T_{1d} are in saturation. ($v_{ds} = v_{gs} - v_t$)

$$I_{ds} = \frac{k_n}{L} \frac{(V_{gs} - V_t)^2}{2} \quad \left[(I_{ds} = \frac{\beta}{2} V_{ds}^2) \right]$$

In depletion mode $v_{gs} = 0$.

$$I_{d1} = k \cdot \frac{w_{pu}}{L_{pu}} \frac{(-V_{td})^2}{2} \quad \text{--- (1)}$$

FB Enhancement mode (pull down T_{1v})

$$I_{d2} = k \cdot \frac{w_{pd}}{L_{pd}} \frac{(V_{inv} - V_t)^2}{2} \quad \text{--- (2) } (v_{gs} = V_{inv})$$

Both currents are same.

$$(1) = (2)$$

$$\frac{k w_{pu}}{L_{pu}} (-V_{td})^2 = k \cdot \frac{w_{pd}}{L_{pd}} \frac{(V_{inv} - V_t)^2}{2}$$